blob: d39d064043612e1f82b4b1b94927198029cdbcd3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
library ieee;
use ieee.std_logic_1164.all;
entity test_or is port (
sel0, sel1: in std_logic;
c: out std_logic);
end test_or;
architecture synth of test_or is
begin
c <= sel1 or sel0;
end synth;
|