aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/issues/issue6/vector.vhdl
blob: 255c0b5881e26936548e35cb927d3ed00622bf2a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity vector is
  port (led0: out std_logic);
end vector;

architecture synth of vector is

signal v : std_logic_vector(7 downto 0);

begin
  v <= std_logic_vector'("10101010");
  led0 <= v(1); --- But led0 <= v(0) works ok
end synth;