cell2.vhdl « issue73 « issues « testsuite - iCE40/ghdl-yosys-plugin

blob: e55aac2e492b87a2b215b528b7cb651b6e5ab346 (plain)

library ieee;
use ieee.std_logic_1164.all;

entity cell2 is
  port (
    O: out std_logic
  );
end entity cell2;

architecture rtl of cell2 is
begin
  O <= '1';
end architecture rtl;