diff options
author | Tristan Gingold <tgingold@free.fr> | 2019-11-26 19:35:48 +0100 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2019-11-26 19:35:48 +0100 |
commit | 43ee1ba79a5d7753701b20b294f9f379e45c1b96 (patch) | |
tree | e46f28556003ae7023ff21d77e4d2a827daa82c8 /python/libghdl/thin/vhdl | |
parent | e50321edd0f9790b7a6c85179979dfe29790580e (diff) | |
download | ghdl-43ee1ba79a5d7753701b20b294f9f379e45c1b96.tar.gz ghdl-43ee1ba79a5d7753701b20b294f9f379e45c1b96.tar.bz2 ghdl-43ee1ba79a5d7753701b20b294f9f379e45c1b96.zip |
vhdl: recognize sin and cos from math_real.
Diffstat (limited to 'python/libghdl/thin/vhdl')
-rw-r--r-- | python/libghdl/thin/vhdl/nodes.py | 96 |
1 files changed, 49 insertions, 47 deletions
diff --git a/python/libghdl/thin/vhdl/nodes.py b/python/libghdl/thin/vhdl/nodes.py index 57ea761ab..15b1d9074 100644 --- a/python/libghdl/thin/vhdl/nodes.py +++ b/python/libghdl/thin/vhdl/nodes.py @@ -1176,53 +1176,55 @@ class Iir_Predefined: Ieee_Numeric_Std_Match_Suv = 297 Ieee_Math_Real_Ceil = 298 Ieee_Math_Real_Log2 = 299 - Ieee_Std_Logic_Unsigned_Add_Slv_Slv = 300 - Ieee_Std_Logic_Unsigned_Add_Slv_Int = 301 - Ieee_Std_Logic_Unsigned_Add_Int_Slv = 302 - Ieee_Std_Logic_Unsigned_Add_Slv_Sl = 303 - Ieee_Std_Logic_Unsigned_Add_Sl_Slv = 304 - Ieee_Std_Logic_Unsigned_Sub_Slv_Slv = 305 - Ieee_Std_Logic_Unsigned_Sub_Slv_Int = 306 - Ieee_Std_Logic_Unsigned_Sub_Int_Slv = 307 - Ieee_Std_Logic_Unsigned_Sub_Slv_Sl = 308 - Ieee_Std_Logic_Unsigned_Sub_Sl_Slv = 309 - Ieee_Std_Logic_Unsigned_Lt_Slv_Slv = 310 - Ieee_Std_Logic_Unsigned_Lt_Slv_Int = 311 - Ieee_Std_Logic_Unsigned_Lt_Int_Slv = 312 - Ieee_Std_Logic_Unsigned_Le_Slv_Slv = 313 - Ieee_Std_Logic_Unsigned_Le_Slv_Int = 314 - Ieee_Std_Logic_Unsigned_Le_Int_Slv = 315 - Ieee_Std_Logic_Unsigned_Gt_Slv_Slv = 316 - Ieee_Std_Logic_Unsigned_Gt_Slv_Int = 317 - Ieee_Std_Logic_Unsigned_Gt_Int_Slv = 318 - Ieee_Std_Logic_Unsigned_Ge_Slv_Slv = 319 - Ieee_Std_Logic_Unsigned_Ge_Slv_Int = 320 - Ieee_Std_Logic_Unsigned_Ge_Int_Slv = 321 - Ieee_Std_Logic_Unsigned_Eq_Slv_Slv = 322 - Ieee_Std_Logic_Unsigned_Eq_Slv_Int = 323 - Ieee_Std_Logic_Unsigned_Eq_Int_Slv = 324 - Ieee_Std_Logic_Unsigned_Ne_Slv_Slv = 325 - Ieee_Std_Logic_Unsigned_Ne_Slv_Int = 326 - Ieee_Std_Logic_Unsigned_Ne_Int_Slv = 327 - Ieee_Std_Logic_Unsigned_Conv_Integer = 328 - Ieee_Std_Logic_Signed_Add_Slv_Slv = 329 - Ieee_Std_Logic_Signed_Add_Slv_Int = 330 - Ieee_Std_Logic_Signed_Add_Int_Slv = 331 - Ieee_Std_Logic_Signed_Add_Slv_Sl = 332 - Ieee_Std_Logic_Signed_Add_Sl_Slv = 333 - Ieee_Std_Logic_Signed_Sub_Slv_Slv = 334 - Ieee_Std_Logic_Signed_Sub_Slv_Int = 335 - Ieee_Std_Logic_Signed_Sub_Int_Slv = 336 - Ieee_Std_Logic_Signed_Sub_Slv_Sl = 337 - Ieee_Std_Logic_Signed_Sub_Sl_Slv = 338 - Ieee_Std_Logic_Arith_Conv_Unsigned_Int = 339 - Ieee_Std_Logic_Arith_Conv_Unsigned_Uns = 340 - Ieee_Std_Logic_Arith_Conv_Unsigned_Sgn = 341 - Ieee_Std_Logic_Arith_Conv_Unsigned_Log = 342 - Ieee_Std_Logic_Arith_Conv_Integer_Int = 343 - Ieee_Std_Logic_Arith_Conv_Integer_Uns = 344 - Ieee_Std_Logic_Arith_Conv_Integer_Sgn = 345 - Ieee_Std_Logic_Arith_Conv_Integer_Log = 346 + Ieee_Math_Real_Sin = 300 + Ieee_Math_Real_Cos = 301 + Ieee_Std_Logic_Unsigned_Add_Slv_Slv = 302 + Ieee_Std_Logic_Unsigned_Add_Slv_Int = 303 + Ieee_Std_Logic_Unsigned_Add_Int_Slv = 304 + Ieee_Std_Logic_Unsigned_Add_Slv_Sl = 305 + Ieee_Std_Logic_Unsigned_Add_Sl_Slv = 306 + Ieee_Std_Logic_Unsigned_Sub_Slv_Slv = 307 + Ieee_Std_Logic_Unsigned_Sub_Slv_Int = 308 + Ieee_Std_Logic_Unsigned_Sub_Int_Slv = 309 + Ieee_Std_Logic_Unsigned_Sub_Slv_Sl = 310 + Ieee_Std_Logic_Unsigned_Sub_Sl_Slv = 311 + Ieee_Std_Logic_Unsigned_Lt_Slv_Slv = 312 + Ieee_Std_Logic_Unsigned_Lt_Slv_Int = 313 + Ieee_Std_Logic_Unsigned_Lt_Int_Slv = 314 + Ieee_Std_Logic_Unsigned_Le_Slv_Slv = 315 + Ieee_Std_Logic_Unsigned_Le_Slv_Int = 316 + Ieee_Std_Logic_Unsigned_Le_Int_Slv = 317 + Ieee_Std_Logic_Unsigned_Gt_Slv_Slv = 318 + Ieee_Std_Logic_Unsigned_Gt_Slv_Int = 319 + Ieee_Std_Logic_Unsigned_Gt_Int_Slv = 320 + Ieee_Std_Logic_Unsigned_Ge_Slv_Slv = 321 + Ieee_Std_Logic_Unsigned_Ge_Slv_Int = 322 + Ieee_Std_Logic_Unsigned_Ge_Int_Slv = 323 + Ieee_Std_Logic_Unsigned_Eq_Slv_Slv = 324 + Ieee_Std_Logic_Unsigned_Eq_Slv_Int = 325 + Ieee_Std_Logic_Unsigned_Eq_Int_Slv = 326 + Ieee_Std_Logic_Unsigned_Ne_Slv_Slv = 327 + Ieee_Std_Logic_Unsigned_Ne_Slv_Int = 328 + Ieee_Std_Logic_Unsigned_Ne_Int_Slv = 329 + Ieee_Std_Logic_Unsigned_Conv_Integer = 330 + Ieee_Std_Logic_Signed_Add_Slv_Slv = 331 + Ieee_Std_Logic_Signed_Add_Slv_Int = 332 + Ieee_Std_Logic_Signed_Add_Int_Slv = 333 + Ieee_Std_Logic_Signed_Add_Slv_Sl = 334 + Ieee_Std_Logic_Signed_Add_Sl_Slv = 335 + Ieee_Std_Logic_Signed_Sub_Slv_Slv = 336 + Ieee_Std_Logic_Signed_Sub_Slv_Int = 337 + Ieee_Std_Logic_Signed_Sub_Int_Slv = 338 + Ieee_Std_Logic_Signed_Sub_Slv_Sl = 339 + Ieee_Std_Logic_Signed_Sub_Sl_Slv = 340 + Ieee_Std_Logic_Arith_Conv_Unsigned_Int = 341 + Ieee_Std_Logic_Arith_Conv_Unsigned_Uns = 342 + Ieee_Std_Logic_Arith_Conv_Unsigned_Sgn = 343 + Ieee_Std_Logic_Arith_Conv_Unsigned_Log = 344 + Ieee_Std_Logic_Arith_Conv_Integer_Int = 345 + Ieee_Std_Logic_Arith_Conv_Integer_Uns = 346 + Ieee_Std_Logic_Arith_Conv_Integer_Sgn = 347 + Ieee_Std_Logic_Arith_Conv_Integer_Log = 348 Get_Kind = libghdl.vhdl__nodes__get_kind Get_Location = libghdl.vhdl__nodes__get_location |