aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-expr.adb
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2021-04-27 06:58:02 +0200
committerTristan Gingold <tgingold@free.fr>2021-04-27 21:14:35 +0200
commit94d4ef5976f9bd15e4253200b0577a7a86e0bc22 (patch)
tree5ea06b5fcef250fd98efd896e2a6ae5fc7048a21 /src/synth/synth-expr.adb
parentf5715a802c157614b6cd9ad4f0195ce77cbd0997 (diff)
downloadghdl-94d4ef5976f9bd15e4253200b0577a7a86e0bc22.tar.gz
ghdl-94d4ef5976f9bd15e4253200b0577a7a86e0bc22.tar.bz2
ghdl-94d4ef5976f9bd15e4253200b0577a7a86e0bc22.zip
synth: use a generic version of synth-environment.
Diffstat (limited to 'src/synth/synth-expr.adb')
-rw-r--r--src/synth/synth-expr.adb11
1 files changed, 6 insertions, 5 deletions
diff --git a/src/synth/synth-expr.adb b/src/synth/synth-expr.adb
index e05eee89b..d05c0d089 100644
--- a/src/synth/synth-expr.adb
+++ b/src/synth/synth-expr.adb
@@ -41,7 +41,7 @@ with Netlists.Locations;
with Synth.Memtype; use Synth.Memtype;
with Synth.Errors; use Synth.Errors;
-with Synth.Environment;
+with Synth.Vhdl_Environment;
with Synth.Decls;
with Synth.Stmts; use Synth.Stmts;
with Synth.Vhdl_Oper; use Synth.Vhdl_Oper;
@@ -67,7 +67,7 @@ package body Synth.Expr is
when Value_Const =>
return Get_Memtyp (V);
when Value_Wire =>
- return Synth.Environment.Get_Static_Wire (V.Val.W);
+ return Synth.Vhdl_Environment.Env.Get_Static_Wire (V.Val.W);
when Value_Alias =>
declare
Res : Memtyp;
@@ -88,7 +88,8 @@ package body Synth.Expr is
when Value_Const =>
return Read_Discrete (Get_Memtyp (V));
when Value_Wire =>
- return Read_Discrete (Synth.Environment.Get_Static_Wire (V.Val.W));
+ return Read_Discrete
+ (Synth.Vhdl_Environment.Env.Get_Static_Wire (V.Val.W));
when others =>
raise Internal_Error;
end case;
@@ -107,9 +108,9 @@ package body Synth.Expr is
when Value_Net =>
N := V.Val.N;
when Value_Wire =>
- if Synth.Environment.Is_Static_Wire (V.Val.W) then
+ if Synth.Vhdl_Environment.Env.Is_Static_Wire (V.Val.W) then
return Read_Discrete
- (Synth.Environment.Get_Static_Wire (V.Val.W)) >= 0;
+ (Synth.Vhdl_Environment.Env.Get_Static_Wire (V.Val.W)) >= 0;
else
return False;
end if;