diff options
author | Tristan Gingold <tgingold@free.fr> | 2013-12-20 04:48:54 +0100 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2013-12-20 04:48:54 +0100 |
commit | 6c3f709174e8e4d5411f851cedb7d84c38d3b04a (patch) | |
tree | bd12c79c71a2ee65899a9ade9919ec2045addef8 /testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd | |
parent | bd4aff0f670351c0652cf24e9b04361dc0e3a01c (diff) | |
download | ghdl-6c3f709174e8e4d5411f851cedb7d84c38d3b04a.tar.gz ghdl-6c3f709174e8e4d5411f851cedb7d84c38d3b04a.tar.bz2 ghdl-6c3f709174e8e4d5411f851cedb7d84c38d3b04a.zip |
Import vests testsuite
Diffstat (limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd')
-rw-r--r-- | testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd | 130 |
1 files changed, 130 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd new file mode 100644 index 000000000..84c1abd1c --- /dev/null +++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc3078.vhd @@ -0,0 +1,130 @@ + +-- Copyright (C) 2001 Bill Billowitch. + +-- Some of the work to develop this test suite was done with Air Force +-- support. The Air Force and Bill Billowitch assume no +-- responsibilities for this software. + +-- This file is part of VESTs (Vhdl tESTs). + +-- VESTs is free software; you can redistribute it and/or modify it +-- under the terms of the GNU General Public License as published by the +-- Free Software Foundation; either version 2 of the License, or (at +-- your option) any later version. + +-- VESTs is distributed in the hope that it will be useful, but WITHOUT +-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License +-- for more details. + +-- You should have received a copy of the GNU General Public License +-- along with VESTs; if not, write to the Free Software Foundation, +-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA + +-- --------------------------------------------------------------------- +-- +-- $Id: tc3078.vhd,v 1.2 2001-10-26 16:29:51 paw Exp $ +-- $Revision: 1.2 $ +-- +-- --------------------------------------------------------------------- + +package c12s06b02x00p06n01i03078pkg is + type time_cons_vector is array (15 downto 0) of time; + type time_cons_vectorofvector is array (0 to 15) of time_cons_vector; + constant C19 : time_cons_vectorofvector := (others => (others => 3 ns)); +end c12s06b02x00p06n01i03078pkg; + +use work.c12s06b02x00p06n01i03078pkg.all; +ENTITY c12s06b02x00p06n01i03078ent_a IS + PORT + ( + F1: OUT integer ; + F3: IN time_cons_vectorofvector; + FF: OUT integer := 0 + ); +END c12s06b02x00p06n01i03078ent_a; + +ARCHITECTURE c12s06b02x00p06n01i03078arch_a OF c12s06b02x00p06n01i03078ent_a IS + +BEGIN + TESTING: PROCESS + begin + F1 <= 3; + wait for 0 ns; + assert F3'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + if (not(F3'active = true)) then + F1 <= 11; + end if; + assert F3(0)'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + if (not(F3(0)'active = true)) then + F1 <= 11; + end if; + assert F3(15)'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + if (not(F3(15)'active = true)) then + F1 <= 11; + end if; + wait; + END PROCESS; + +END c12s06b02x00p06n01i03078arch_a; + + +use work.c12s06b02x00p06n01i03078pkg.all; +ENTITY c12s06b02x00p06n01i03078ent IS +END c12s06b02x00p06n01i03078ent; + +ARCHITECTURE c12s06b02x00p06n01i03078arch OF c12s06b02x00p06n01i03078ent IS + function scalar_complex(s : integer) return time_cons_vectorofvector is + begin + return C19; + end scalar_complex; + component model + PORT + ( + F1: OUT integer; + F3: IN time_cons_vectorofvector; + FF: OUT integer + ); + end component; + for T1 : model use entity work.c12s06b02x00p06n01i03078ent_a(c12s06b02x00p06n01i03078arch_a); + signal S1 : time_cons_vectorofvector; + signal S3 : integer; + signal SS : integer := 0; +BEGIN + T1: model + port map ( + scalar_complex(F1) => S1, + F3 => scalar_complex(S3), + FF => SS + ); + TESTING: PROCESS + BEGIN + + S3 <= 3; + wait for 0 ns; + assert S1'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + assert S1(0)'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + assert S1(15)'active = true + report"no activity on F3 when there is activity on actual" + severity failure; + + assert NOT(S1'active = true and S1(0)'active = true and S1(15)'active = true and SS = 0) + report "***PASSED TEST: c12s06b02x00p06n01i03078" + severity NOTE; + assert (S1'active = true and S1(0)'active = true and S1(15)'active = true and SS = 0) + report "***FAILED TEST: c12s06b02x00p06n01i03078 - Not every scalar subelement is active if the source itself is active." + severity ERROR; + wait; + END PROCESS TESTING; + +END c12s06b02x00p06n01i03078arch; |