aboutsummaryrefslogtreecommitdiffstats
path: root/python/libghdl/thin/vhdl
diff options
context:
space:
mode:
Diffstat (limited to 'python/libghdl/thin/vhdl')
-rw-r--r--python/libghdl/thin/vhdl/nodes.py68
-rw-r--r--python/libghdl/thin/vhdl/tokens.py91
2 files changed, 88 insertions, 71 deletions
diff --git a/python/libghdl/thin/vhdl/nodes.py b/python/libghdl/thin/vhdl/nodes.py
index 5983c4972..3e2ff1972 100644
--- a/python/libghdl/thin/vhdl/nodes.py
+++ b/python/libghdl/thin/vhdl/nodes.py
@@ -1108,33 +1108,47 @@ class Iir_Predefined:
Ieee_Numeric_Std_Ne_Sgn_Sgn = 241
Ieee_Numeric_Std_Ne_Sgn_Int = 242
Ieee_Numeric_Std_Ne_Int_Sgn = 243
- Ieee_Numeric_Std_Neg_Uns = 244
- Ieee_Numeric_Std_Neg_Sgn = 245
- Ieee_Math_Real_Ceil = 246
- Ieee_Math_Real_Log2 = 247
- Ieee_Std_Logic_Unsigned_Add_Slv_Slv = 248
- Ieee_Std_Logic_Unsigned_Add_Slv_Int = 249
- Ieee_Std_Logic_Unsigned_Add_Int_Slv = 250
- Ieee_Std_Logic_Unsigned_Add_Slv_Sl = 251
- Ieee_Std_Logic_Unsigned_Add_Sl_Slv = 252
- Ieee_Std_Logic_Unsigned_Lt_Slv_Slv = 253
- Ieee_Std_Logic_Unsigned_Lt_Slv_Int = 254
- Ieee_Std_Logic_Unsigned_Lt_Int_Slv = 255
- Ieee_Std_Logic_Unsigned_Le_Slv_Slv = 256
- Ieee_Std_Logic_Unsigned_Le_Slv_Int = 257
- Ieee_Std_Logic_Unsigned_Le_Int_Slv = 258
- Ieee_Std_Logic_Unsigned_Gt_Slv_Slv = 259
- Ieee_Std_Logic_Unsigned_Gt_Slv_Int = 260
- Ieee_Std_Logic_Unsigned_Gt_Int_Slv = 261
- Ieee_Std_Logic_Unsigned_Ge_Slv_Slv = 262
- Ieee_Std_Logic_Unsigned_Ge_Slv_Int = 263
- Ieee_Std_Logic_Unsigned_Ge_Int_Slv = 264
- Ieee_Std_Logic_Unsigned_Eq_Slv_Slv = 265
- Ieee_Std_Logic_Unsigned_Eq_Slv_Int = 266
- Ieee_Std_Logic_Unsigned_Eq_Int_Slv = 267
- Ieee_Std_Logic_Unsigned_Ne_Slv_Slv = 268
- Ieee_Std_Logic_Unsigned_Ne_Slv_Int = 269
- Ieee_Std_Logic_Unsigned_Ne_Int_Slv = 270
+ Ieee_Numeric_Std_Not_Uns = 244
+ Ieee_Numeric_Std_Not_Sgn = 245
+ Ieee_Numeric_Std_And_Uns_Uns = 246
+ Ieee_Numeric_Std_And_Sgn_Sgn = 247
+ Ieee_Numeric_Std_Or_Uns_Uns = 248
+ Ieee_Numeric_Std_Or_Sgn_Sgn = 249
+ Ieee_Numeric_Std_Nand_Uns_Uns = 250
+ Ieee_Numeric_Std_Nand_Sgn_Sgn = 251
+ Ieee_Numeric_Std_Nor_Uns_Uns = 252
+ Ieee_Numeric_Std_Nor_Sgn_Sgn = 253
+ Ieee_Numeric_Std_Xor_Uns_Uns = 254
+ Ieee_Numeric_Std_Xor_Sgn_Sgn = 255
+ Ieee_Numeric_Std_Xnor_Uns_Uns = 256
+ Ieee_Numeric_Std_Xnor_Sgn_Sgn = 257
+ Ieee_Numeric_Std_Neg_Uns = 258
+ Ieee_Numeric_Std_Neg_Sgn = 259
+ Ieee_Math_Real_Ceil = 260
+ Ieee_Math_Real_Log2 = 261
+ Ieee_Std_Logic_Unsigned_Add_Slv_Slv = 262
+ Ieee_Std_Logic_Unsigned_Add_Slv_Int = 263
+ Ieee_Std_Logic_Unsigned_Add_Int_Slv = 264
+ Ieee_Std_Logic_Unsigned_Add_Slv_Sl = 265
+ Ieee_Std_Logic_Unsigned_Add_Sl_Slv = 266
+ Ieee_Std_Logic_Unsigned_Lt_Slv_Slv = 267
+ Ieee_Std_Logic_Unsigned_Lt_Slv_Int = 268
+ Ieee_Std_Logic_Unsigned_Lt_Int_Slv = 269
+ Ieee_Std_Logic_Unsigned_Le_Slv_Slv = 270
+ Ieee_Std_Logic_Unsigned_Le_Slv_Int = 271
+ Ieee_Std_Logic_Unsigned_Le_Int_Slv = 272
+ Ieee_Std_Logic_Unsigned_Gt_Slv_Slv = 273
+ Ieee_Std_Logic_Unsigned_Gt_Slv_Int = 274
+ Ieee_Std_Logic_Unsigned_Gt_Int_Slv = 275
+ Ieee_Std_Logic_Unsigned_Ge_Slv_Slv = 276
+ Ieee_Std_Logic_Unsigned_Ge_Slv_Int = 277
+ Ieee_Std_Logic_Unsigned_Ge_Int_Slv = 278
+ Ieee_Std_Logic_Unsigned_Eq_Slv_Slv = 279
+ Ieee_Std_Logic_Unsigned_Eq_Slv_Int = 280
+ Ieee_Std_Logic_Unsigned_Eq_Int_Slv = 281
+ Ieee_Std_Logic_Unsigned_Ne_Slv_Slv = 282
+ Ieee_Std_Logic_Unsigned_Ne_Slv_Int = 283
+ Ieee_Std_Logic_Unsigned_Ne_Int_Slv = 284
Get_Kind = libghdl.vhdl__nodes__get_kind
Get_Location = libghdl.vhdl__nodes__get_location
diff --git a/python/libghdl/thin/vhdl/tokens.py b/python/libghdl/thin/vhdl/tokens.py
index 2d5655001..67bf038e7 100644
--- a/python/libghdl/thin/vhdl/tokens.py
+++ b/python/libghdl/thin/vhdl/tokens.py
@@ -160,47 +160,50 @@ class Tok:
Rol = 156
Ror = 157
Protected = 158
- Context = 159
- Parameter = 160
- Across = 161
- Break = 162
- Limit = 163
- Nature = 164
- Noise = 165
- Procedural = 166
- Quantity = 167
- Reference = 168
- Spectrum = 169
- Subnature = 170
- Terminal = 171
- Through = 172
- Tolerance = 173
- Psl_Default = 174
- Psl_Clock = 175
- Psl_Property = 176
- Psl_Sequence = 177
- Psl_Endpoint = 178
- Psl_Assume = 179
- Psl_Cover = 180
- Psl_Restrict = 181
- Psl_Restrict_Guarantee = 182
- Psl_Const = 183
- Psl_Boolean = 184
- Inf = 185
- Within = 186
- Abort = 187
- Before = 188
- Before_Em = 189
- Before_Un = 190
- Before_Em_Un = 191
- Until_Em = 192
- Until_Un = 193
- Until_Em_Un = 194
- Always = 195
- Never = 196
- Eventually = 197
- Next_A = 198
- Next_E = 199
- Next_Event = 200
- Next_Event_A = 201
- Next_Event_E = 202
+ Assume = 159
+ Context = 160
+ Cover = 161
+ Default = 162
+ Parameter = 163
+ Property = 164
+ Restrict = 165
+ Restrict_Guarantee = 166
+ Sequence = 167
+ Vmode = 168
+ Vprop = 169
+ Vunit = 170
+ Across = 171
+ Break = 172
+ Limit = 173
+ Nature = 174
+ Noise = 175
+ Procedural = 176
+ Quantity = 177
+ Reference = 178
+ Spectrum = 179
+ Subnature = 180
+ Terminal = 181
+ Through = 182
+ Tolerance = 183
+ Psl_Clock = 184
+ Psl_Endpoint = 185
+ Psl_Const = 186
+ Psl_Boolean = 187
+ Inf = 188
+ Within = 189
+ Abort = 190
+ Before = 191
+ Before_Em = 192
+ Before_Un = 193
+ Before_Em_Un = 194
+ Until_Em = 195
+ Until_Un = 196
+ Until_Em_Un = 197
+ Always = 198
+ Never = 199
+ Eventually = 200
+ Next_A = 201
+ Next_E = 202
+ Next_Event = 203
+ Next_Event_A = 204
+ Next_Event_E = 205