1 files changed, 62 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/simulator_failure/tc1707.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/simulator_failure/tc1707.vhd
new file mode 100644
index 000000000..1df3a0aee
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/simulator_failure/tc1707.vhd
@@ -0,0 +1,62 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1707.vhd,v 1.2 2001-10-26 16:30:30 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c09s02b00x00p07n01i01707ent IS
+END c09s02b00x00p07n01i01707ent;
+
+ARCHITECTURE c09s02b00x00p07n01i01707arch OF c09s02b00x00p07n01i01707ent IS
+  procedure call_wait (variable dly    : in    time;
+                       variable bool    : out    boolean) is
+    --
+    -- This procedure simply waits for the time specified in its argument.
+    --
+  begin
+    wait for dly;
+    bool := false;
+  end call_wait;
+
+  signal trigger : bit;
+BEGIN
+
+  trigger <= '1' after 5 ns;
+
+  TESTING: PROCESS( trigger )
+    variable delay : time    := 2 ns;
+    variable bool  : boolean := true;
+  BEGIN
+
+    call_wait(delay, bool);   -- use wait indirectly
+
+    assert FALSE 
+      report "***FAILED TEST: c09s02b00x00p07n01i01707 - Procedure with an indirect wait was illegal to be placed in a process with an explicit sensitivity list." 
+      severity ERROR;
+  END PROCESS TESTING;
+
+END c09s02b00x00p07n01i01707arch;