index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
python
Commit message (
Expand
)
Author
Age
Files
Lines
*
types: introduce Direction_Type, which replaces Iir_Direction.
Tristan Gingold
2020-04-20
3
-15
/
+9
*
synth-oper: recognize more operations from std_logic_arith.
Tristan Gingold
2020-04-12
1
-60
/
+84
*
vhdl: recognize math_real.floor. For #1210
Tristan Gingold
2020-04-11
2
-339
/
+341
*
vhdl: handle pragma synthesis_on/synthesis_off.
Tristan Gingold
2020-04-11
1
-180
/
+184
*
vhdl: recognize ext/sxt from std_logic_arith.
Tristan Gingold
2020-04-11
1
-92
/
+94
*
vhdl: recognize comparaison of std_logic_arith.
Tristan Gingold
2020-04-11
1
-12
/
+60
*
vhdl: add scalar_size. Size of scalar types is computed during analysis.
Tristan Gingold
2020-04-06
2
-97
/
+108
*
python: fix document URI creation on Windows (#1183)
Maximilian Köstler
2020-03-31
1
-1
/
+1
*
vhdl: recognize reduce functions in std_logic_misc.
Tristan Gingold
2020-03-28
1
-0
/
+12
*
synth: handle ieee.numeric_std.to_01
Tristan Gingold
2020-03-22
2
-283
/
+288
*
vhdl: recognize minimum/maximum in numeric_std. For #1168
Tristan Gingold
2020-03-21
1
-164
/
+176
*
python/setup.py: add missing dependency.
Tristan Gingold
2020-03-21
1
-0
/
+6
*
synth: handle more operations from synsopsys packages.
Tristan Gingold
2020-03-14
1
-77
/
+79
*
std_names: add *_reduce names.
Tristan Gingold
2020-03-13
1
-183
/
+189
*
vhdl: recognize more std_logic_arith operations.
Tristan Gingold
2020-03-13
1
-0
/
+32
*
vhdl-ieee-std_logic_arith: recognize more conversions.
Tristan Gingold
2020-03-11
2
-183
/
+188
*
vhdl: recognize mod/rem operators.
Tristan Gingold
2020-03-10
1
-162
/
+174
*
synthesis: add option --vendor-library= for synthesis.
Tristan Gingold
2020-03-10
3
-169
/
+179
*
python: update setup.py to install ghdl-ls
Tristan Gingold
2020-03-09
2
-10
/
+35
*
Import vhdl_langserver from ghdl-language-server
Tristan Gingold
2020-03-09
11
-0
/
+1510
*
[PATCH] Add names for synopsys packages.
Tristan Gingold
2020-03-03
2
-224
/
+228
*
Set version to 1.0-dev
Tristan Gingold
2020-02-28
1
-1
/
+1
*
Release 0.37
Tristan Gingold
2020-02-28
1
-1
/
+1
*
vhdl: recognize conversion functions from std_logic_1164
Tristan Gingold
2020-02-18
2
-405
/
+415
*
synth: handle some rotation and shifts. Fix #1077
Tristan Gingold
2020-01-30
1
-205
/
+209
*
synth: handle matching comparisons. Fix #1109
Tristan Gingold
2020-01-24
1
-90
/
+126
*
synth: add id_abs gate. For #1101
Tristan Gingold
2020-01-20
1
-71
/
+72
*
synth: handle more signed operations. For #1101
Tristan Gingold
2020-01-19
1
-140
/
+144
*
vhdl: recognize predefined shift operators for ieee.numeric_std. For #1077
Tristan Gingold
2020-01-11
1
-77
/
+85
*
synth: handle ieee.math_real.round Fix #1075
Tristan Gingold
2020-01-10
3
-235
/
+238
*
ams-vhdl: add support for 'delayed for quantity.
Tristan Gingold
2019-12-31
1
-25
/
+28
*
ams-vhdl: handle zoh, ltf and ztf attributes.
Tristan Gingold
2019-12-31
3
-101
/
+126
*
ams-vhdl: add simultaneous null statement.
Tristan Gingold
2019-12-30
1
-86
/
+90
*
ams-vhdl: add frequency function, minor fixes.
Tristan Gingold
2019-12-30
1
-180
/
+181
*
ams-vhdl: check nature for record natures and terminals.
Tristan Gingold
2019-12-30
2
-235
/
+249
*
vhdl: improve support of AMS-vhdl (array and record natures, source quantities)
Tristan Gingold
2019-12-28
3
-741
/
+1004
*
vhdl: add Has_Delay_Machanism for optional 'inertial' printing.
Tristan Gingold
2019-12-26
2
-13
/
+21
*
vhdl: recognize ieee.std_logic_1164.is_x.
Tristan Gingold
2019-12-24
2
-345
/
+348
*
vhdl: recognize sin and cos from math_real.
Tristan Gingold
2019-11-26
2
-225
/
+229
*
synth: preliminary work to support intrinsic procedures.
Tristan Gingold
2019-11-14
1
-172
/
+175
*
files_map-editor: add Copy_Source_File.
Tristan Gingold
2019-11-06
1
-0
/
+2
*
files_map: add Discard_Source_File, Free_Source_File,
Tristan Gingold
2019-11-06
1
-0
/
+3
*
files_map-editor: turn Replace_Text to a function.
Tristan Gingold
2019-11-06
1
-0
/
+4
*
vhdl: recognize rising_edge/falling_edge.
Tristan Gingold
2019-11-06
2
-375
/
+378
*
Add names for formal input gates/attributes.
Tristan Gingold
2019-10-30
1
-167
/
+173
*
vhdl: recognize std_logic_unsigned.conv_integer.
Tristan Gingold
2019-10-13
1
-18
/
+19
*
vhdl: recognize conv_integer functions from std_logic_arith.
Tristan Gingold
2019-10-11
2
-172
/
+178
*
vhdl: recognize std_logic_signed package (from synopsys).
Tristan Gingold
2019-10-11
2
-6
/
+16
*
vhdl: recognize minus from std_logic_unsigned
Tristan Gingold
2019-10-11
1
-22
/
+27
*
vhdl: recognize conv_unsigned from ieee.std_logic_arith.
Tristan Gingold
2019-10-10
2
-171
/
+176
[next]