index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
simulate
Commit message (
Expand
)
Author
Age
Files
Lines
*
Initial support for package header and package instantiation.
Tristan Gingold
2014-10-14
1
-10
/
+12
*
Add a python script to automatically generate disp_tree.
Tristan Gingold
2014-09-25
5
-25
/
+25
*
First run (using mcode) of OSVVM_2014_01.
Tristan Gingold
2014-09-05
9
-182
/
+182
*
Fix ghdl_simul (after previous change).
Tristan Gingold
2014-09-03
4
-61
/
+75
*
Keep names in the tree.
Tristan Gingold
2014-09-02
5
-39
/
+69
*
Replace architecture_declaration by architecture_body to follow lrm.
Tristan Gingold
2014-07-19
5
-21
/
+22
*
Handle character literals like simple names.
Tristan Gingold
2014-07-19
1
-0
/
+1
*
vhdl 2008: visibility, more implicit subprograms, alias...
Tristan Gingold
2014-07-17
9
-75
/
+559
*
vhdl08: add oread, hread.
Tristan Gingold
2014-07-01
1
-1
/
+2
*
Add many vhdl08 predefined operators and functions. Add std.env
Tristan Gingold
2014-06-30
1
-13
/
+29
*
simulate: fix function call during elaboration of protected object.
Tristan Gingold
2014-06-28
2
-110
/
+111
*
simulate: fix nbr_objects, improve display of arrays.
Tristan Gingold
2014-06-27
4
-37
/
+77
*
Use library unit instead of design unit.
Tristan Gingold
2014-06-24
3
-42
/
+25
*
simulate: rework configuration, add stats.
Tristan Gingold
2014-06-21
10
-570
/
+851
*
Add interpreted simulator.
Tristan Gingold
2014-06-15
24
-0
/
+14817