aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/netlists.adb
Commit message (Expand)AuthorAgeFilesLines
* netlists: initial support of attributes.Tristan Gingold2020-05-211-17/+46
* netlists: initial infrastructure for attributes. For #1318Tristan Gingold2020-05-191-4/+43
* WIP: netlists: reuse free instances.Tristan Gingold2020-05-181-37/+220
* netlists: improve stats.Tristan Gingold2020-05-181-3/+73
* netlits: Use Remove_Instance instead of Free_Instance.Tristan Gingold2020-05-181-1/+7
* netlists: add disp_stats.Tristan Gingold2020-05-181-0/+30
* netlists: add more flags in Module_Record.Tristan Gingold2020-05-181-0/+4
* netlists-expands: remove memidx gates after expansion.Tristan Gingold2020-05-181-0/+1
* synth: preliminary work to export module parameters.Tristan Gingold2020-03-311-0/+110
* synth-disp_vhdl: do not wrap inout ports. For #1166Tristan Gingold2020-03-221-1/+3
* synth: handle reuse of inferred dff in the same process.Tristan Gingold2020-03-221-0/+1
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-11/+10
* netlists: use a mark and sweep cleanup.Tristan Gingold2020-01-151-0/+1
* netlists: remove port API (make it easier to interface).Tristan Gingold2019-11-281-29/+52
* netlists: remove port_inout.Tristan Gingold2019-11-281-1/+1
* synth: rework the sname API.Tristan Gingold2019-11-281-14/+7
* synth/netlists: remove unused function.Tristan Gingold2019-11-281-7/+0
* netlists: add 2 flags per instance, including a mark flag.Tristan Gingold2019-11-111-0/+18
* netlists: add remove_instance.Tristan Gingold2019-10-161-0/+32
* netlists: give a name to the free module.Tristan Gingold2019-10-101-2/+4
* synth: rewrite cleanup pass.Tristan Gingold2019-10-101-0/+40
* netlists: remove get_parent renaming for input.Tristan Gingold2019-10-061-1/+1
* netlists: remove renaming of Get_Parent for Net.Tristan Gingold2019-10-061-1/+1
* netlists: remove get_name renaming for modules.Tristan Gingold2019-10-061-1/+1
* synth: allow entities with no ports.Tristan Gingold2019-09-251-1/+0
* synth-inference: detect false loop.Tristan Gingold2019-09-171-0/+5
* synth: add support for memories.Tristan Gingold2019-07-291-5/+14
* synth: use original entity to display netlist.Tristan Gingold2019-07-231-0/+6
* synth: remove bounds (unused) for ports.Tristan Gingold2019-07-221-3/+1
* synth: add concatn gateTristan Gingold2019-07-191-18/+49
* synth: display instances in reverse order.Tristan Gingold2019-07-101-5/+13
* synth: Move get_input_net to netlists.utils.Tristan Gingold2019-06-281-5/+0
* synth: add get_input_net helper.Tristan Gingold2019-06-281-0/+5
* synth: defer gates removal after at end of entity synthesis.Tristan Gingold2017-02-151-22/+16
* Add netlist generation infrastructure.Tristan Gingold2017-01-311-0/+812
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 09:49:06 +0000