aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-context.adb
Commit message (Expand)AuthorAgeFilesLines
* synth-context: fix encoding of discrete in aggregateTristan Gingold2019-10-081-1/+1
* synth: fix incorrect order for concat.Tristan Gingold2019-10-081-1/+1
* synth: handle package bodies.Tristan Gingold2019-10-071-7/+25
* synth-context: slightly relax assertion.Tristan Gingold2019-10-031-1/+12
* synth: renaming and minor refactoring.Tristan Gingold2019-09-301-51/+18
* synth: special handling of 'const' functions.Tristan Gingold2019-09-301-0/+13
* synth: refactoring of alias (allow alias of anything).Tristan Gingold2019-09-301-3/+8
* synth: introduce type_logicTristan Gingold2019-09-291-8/+16
* synth: do not create self-instance on black-boxed modules.Tristan Gingold2019-09-211-0/+5
* synth: add bit0/bit1 in instance.Tristan Gingold2019-09-211-0/+13
* synth: add Get_Build (WIP).Tristan Gingold2019-09-201-0/+7
* synth: add base_instance.Tristan Gingold2019-09-201-8/+29
* synth: rename get/set_module for instances.Tristan Gingold2019-09-201-4/+4
* synth-context: get rid off Set_Block_Scope.Tristan Gingold2019-09-201-8/+12
* synth: refactoring to reduce global variables.Tristan Gingold2019-09-191-3/+21
* synth: make synth_instance_type private.Tristan Gingold2019-09-191-4/+47
* synth: handle record subtypes.Tristan Gingold2019-09-191-1/+2
* synth: remove value_mux2.Tristan Gingold2019-09-181-8/+0
* synth: allow empty string literal.Tristan Gingold2019-09-121-1/+4
* synth: improve support of return statement.Tristan Gingold2019-09-111-1/+0
* synth: improve support of negative integer values.Tristan Gingold2019-09-111-14/+23
* synth: Add width field in type_type record.Tristan Gingold2019-09-111-3/+3
* synth: handle alias (WIP, read only).Tristan Gingold2019-09-111-0/+8
* synth: handle const record aggregates.Tristan Gingold2019-09-051-1/+13
* synth: handle non-constant array aggregates.Tristan Gingold2019-09-051-0/+14
* synth: add value_const_array.Tristan Gingold2019-09-051-1/+1
* synth: handle large width in get_net.Tristan Gingold2019-09-041-3/+11
* synth: add support for record types.Tristan Gingold2019-08-291-2/+23
* synth: rework partial assignmentsTristan Gingold2019-08-271-1/+1
* synth: rework indexed names.Tristan Gingold2019-07-301-21/+4
* synth: add support for memories.Tristan Gingold2019-07-291-40/+142
* synth: preliminary support of dynamic indexing.Tristan Gingold2019-07-281-56/+29
* synth: rework range.Tristan Gingold2019-07-261-4/+2
* synth: preliminary support of integer subtypes.Tristan Gingold2019-07-261-2/+15
* synth: handle array aggregate.Tristan Gingold2019-07-261-1/+1
* synth: handle bit.Tristan Gingold2019-07-251-1/+1
* synth: make type Wire_Id_Record private.Tristan Gingold2019-07-171-11/+0
* synth: renaming of Assign to Seq_Assign.Tristan Gingold2019-07-171-1/+1
* synth: handle instantiation (WIP)Tristan Gingold2019-07-101-3/+16
* synth: handle simple user function calls.Tristan Gingold2019-07-061-0/+1
* synth: destroy iterator after for-loop.Tristan Gingold2019-07-011-1/+16
* synth: handle more operators.Tristan Gingold2019-06-231-8/+3
* synth: remove unused Value_Logic.Tristan Gingold2019-06-231-8/+0
* synth: get rid of execution and elaboration.Tristan Gingold2019-06-191-133/+198
* synth: handle enumerated types.Tristan Gingold2019-06-121-31/+43
* synth: support conditional signal assignments.Tristan Gingold2019-06-081-0/+8
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-081-1/+1
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-061-2/+2
* vhdl: move ieee packages to vhdl children.Tristan Gingold2019-05-051-3/+3
* vhdl: move std_standard package to vhdl child.Tristan Gingold2019-05-051-3/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 18:28:04 +0000