iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
...
*	synth: support conditional signal assignments.	Tristan Gingold	2019-06-08	1	-0/+6
\|
*	synth: handle integer +/- for constants.	Tristan Gingold	2019-06-08	1	-21/+37
\|
*	synth: WIP for dependencies.	Tristan Gingold	2019-06-07	1	-11/+10
\|
*	synth: add comments and refactoring.	Tristan Gingold	2019-06-07	1	-1/+0
\|
*	synth: handle numeric_std unsigned - unsigned add and sub	Christos Gentsos	2019-06-06	1	-0/+22
\|
*	synth: handle array equality op (just for arrays of identical range)	Christos Gentsos	2019-06-06	1	-0/+8
\|
*	synth: enabled vector AND, OR and XOR	Christos Gentsos	2019-06-06	1	-8/+14
\|
*	synth: added support for numeric_std unary negation	Christos Gentsos	2019-06-06	1	-0/+3
\|
*	synth: handle numeric_std subtraction (addition was already there)	Christos Gentsos	2019-06-06	1	-0/+11
\|
*	synth: added support for vector "not" operation	Christos Gentsos	2019-06-06	1	-0/+9
\|
*	synth: added support for array-element and element-array concats	Christos Gentsos	2019-06-06	1	-2/+27
\|
*	synth-expr: fix a crash in vectorize_array	Tristan Gingold	2019-06-06	1	-1/+4
\|
*	synth: add support for constants.	Pepijn de Vos	2019-05-28	1	-1/+7
\| \| \| \|	Close #815
*	synth: use only one edge gate, make it fully abstract. Handle falling_edge.	Tristan Gingold	2019-05-22	1	-6/+18
\|
*	vhdl: extract vhdl.errors from errorout.	Tristan Gingold	2019-05-08	1	-1/+1
\|
*	vhdl: move ieee packages to vhdl children.	Tristan Gingold	2019-05-05	1	-13/+13
\|
*	vhdl: move std_standard package to vhdl child.	Tristan Gingold	2019-05-05	1	-3/+3
\|
*	synth: improve generation of aggregates.	Tristan Gingold	2019-04-16	1	-13/+61
\|
*	synth: minimal support of slices.	Tristan Gingold	2019-04-16	1	-0/+87
\|
*	synth-expr: handle others in aggregate.	Tristan Gingold	2019-04-16	1	-0/+5
\|
*	Create the simul.ads package (for a namespace).	Tristan Gingold	2017-11-24	1	-3/+3
\|
*	Update simulate.	Tristan Gingold	2017-11-08	1	-1/+1
\|
*	synth: support nand, nor, xnor.	Tristan Gingold	2017-02-26	1	-0/+12
\|
*	synth: reverse bit order for indexed names.	Tristan Gingold	2017-02-16	1	-2/+2
\|
*	synth: Fix handling of iir_downto in synth_indexed_name.	Tristan Gingold	2017-02-15	1	-1/+1
\|
*	synth-expr.adb: fix Synth_Indexed_Name.	Tristan Gingold	2017-02-13	1	-2/+2
\|
*	Add netlist generation infrastructure.	Tristan Gingold	2017-01-31	1	-0/+726