aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-inference.adb
Commit message (Collapse)AuthorAgeFilesLines
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-690/+0
| | | | | | Preliminary work to support multi-clock memories. Strengthen and fix fallout of Check_Connected. Rename synth.inference to netlists.inference.
* synth-inference: minor refactoring.Tristan Gingold2020-02-061-24/+7
|
* synth-inference: use the mux output to detect end of walk. Fix #1122Tristan Gingold2020-02-011-1/+8
|
* ynth-inference: refactoring.Tristan Gingold2020-01-161-23/+21
|
* synth: emit error message in case of 'else' for synchronous code. Fix #1074Tristan Gingold2020-01-101-10/+10
|
* synth-inference: merge reset for sub-nets.Tristan Gingold2019-12-311-1/+16
| | | | For tgingold/ghdlsynth-beta#76
* synth-inference: adjust guard. Fix #1041Tristan Gingold2019-11-291-1/+3
|
* netlists: add more support for dyn_insert_enTristan Gingold2019-11-111-0/+1
|
* synth: extract netlists-folds from netlists-builders.Tristan Gingold2019-11-051-0/+1
|
* synth-inference: handle multiple connections.Tristan Gingold2019-10-141-14/+31
|
* synth-infere: extract clock from and tree.Tristan Gingold2019-10-141-17/+102
|
* synth-infere: fix partial assignment with clock enable.Tristan Gingold2019-10-141-2/+9
|
* netlists: add internings child package.Tristan Gingold2019-10-101-14/+3
|
* synth: infere_ff: handle pre-enable. Fix #964Tristan Gingold2019-10-081-23/+63
|
* netlists: remove get_parent renaming for input.Tristan Gingold2019-10-061-1/+1
|
* netlists: remove renaming of Get_Parent for Net.Tristan Gingold2019-10-061-4/+4
|
* netlists: Remove Get_Name renaming for instances.Tristan Gingold2019-10-061-1/+1
|
* synth: add error messages for latches.Tristan Gingold2019-10-061-3/+37
|
* synth-inference: minor improvement.Tristan Gingold2019-10-031-10/+9
|
* synth-inference: fix handling of reset/preset chains inTristan Gingold2019-10-031-3/+7
|
* synth-inference: handl 'EXPR and CLK' condition. Fix #951Tristan Gingold2019-09-301-2/+17
|
* synth-inference: optimize for controls.Tristan Gingold2019-09-231-1/+7
|
* synth: completly disable inference with -di.Tristan Gingold2019-09-221-4/+6
|
* synth: improve locations tracking.Tristan Gingold2019-09-181-0/+3
|
* synth-inference: detect false loop.Tristan Gingold2019-09-171-2/+109
|
* synth: add synth-flags, add debug option -di.Tristan Gingold2019-09-171-1/+5
|
* synth: add support for record types.Tristan Gingold2019-08-291-6/+3
| | | | (WIP: need to fix regression of stmt01).
* synth: rework partial assignmentsTristan Gingold2019-08-271-8/+29
|
* synth: refactoring in inference/environment.Tristan Gingold2019-08-011-6/+3
|
* synth: refactor inference, add comment, strengthen check.Tristan Gingold2019-08-011-18/+35
|
* synth: refactoring in synth-inference.Tristan Gingold2019-07-311-129/+137
|
* synth: fix Idff; fix 'edge and enable'.Tristan Gingold2019-07-021-8/+5
|
* synth: add get_input_net helper.Tristan Gingold2019-06-281-2/+2
|
* synth: use only one edge gate, make it fully abstract. Handle falling_edge.Tristan Gingold2019-05-221-4/+5
|
* synth: handle synchronous enable in inference.Tristan Gingold2019-04-161-23/+45
|
* synth: support async reset in inference.Tristan Gingold2019-04-161-95/+114
|
* synth: add comments.Tristan Gingold2019-04-161-0/+56
|
* synth: defer gates removal after at end of entity synthesis.Tristan Gingold2017-02-151-3/+4
|
* Add netlist generation infrastructure.Tristan Gingold2017-01-311-0/+235
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-04 17:01:22 +0000