| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | synth: refactoring to reduce global variables. | Tristan Gingold | 2019-09-19 | 1 | -2/+0 |
| * | synth-disp_vhdl: handle record for input ports. | Tristan Gingold | 2019-09-03 | 1 | -1/+3 |
| * | synth: handle instantiation (WIP) | Tristan Gingold | 2019-07-10 | 1 | -0/+2 |
| * | vhdl: rename iirs to vhdl.nodes | Tristan Gingold | 2019-05-05 | 1 | -1/+1 |
| * | Add netlist generation infrastructure. | Tristan Gingold | 2017-01-31 | 1 | -0/+28 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |