index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
synth
Commit message (
Expand
)
Author
Age
Files
Lines
*
simul: replace Get_Instance_For_Slot by Get_Instance_Object.
Tristan Gingold
2017-12-11
1
-3
/
+3
*
evaluation: rename Get_Info to Get_Str_Info (reduce overloading).
Tristan Gingold
2017-12-08
1
-2
/
+1
*
Create the simul.ads package (for a namespace).
Tristan Gingold
2017-11-24
9
-31
/
+31
*
simulation: refactoring (move block_instance to iir_values).
Tristan Gingold
2017-11-24
4
-4
/
+2
*
Update simulate.
Tristan Gingold
2017-11-08
1
-1
/
+1
*
synth: support nand, nor, xnor.
Tristan Gingold
2017-02-26
2
-0
/
+19
*
synth: reverse bit order for indexed names.
Tristan Gingold
2017-02-16
1
-2
/
+2
*
synth: defer gates removal after at end of entity synthesis.
Tristan Gingold
2017-02-15
6
-29
/
+95
*
synth: Fix handling of iir_downto in synth_indexed_name.
Tristan Gingold
2017-02-15
1
-1
/
+1
*
synth-expr.adb: fix Synth_Indexed_Name.
Tristan Gingold
2017-02-13
1
-2
/
+2
*
netlists-iterators: fix for gnat gpl 2014
Tristan Gingold
2017-02-02
1
-77
/
+77
*
Add netlist generation infrastructure.
Tristan Gingold
2017-01-31
42
-0
/
+7388