aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate
Commit message (Expand)AuthorAgeFilesLines
* simul-elaboration: handle unbounded records.Tristan Gingold2017-12-111-1/+1
* simul: handle call to a function of instantiated package.Tristan Gingold2017-12-111-1/+15
* simul: handle open association in implicit procedureTristan Gingold2017-12-111-3/+14
* simul: fix crash while calling foreign subprogram.Tristan Gingold2017-12-111-2/+2
* simul: create_subprogram_instance: handle protectedTristan Gingold2017-12-111-3/+9
* simul: Check range of the result of concat operator.Tristan Gingold2017-12-113-8/+26
* simul: handle subtype attributeTristan Gingold2017-12-111-0/+3
* simul: support type conversion in association.Tristan Gingold2017-12-111-1/+1
* simul: use same message format for failed assertion.Tristan Gingold2017-12-111-14/+13
* simul: emit proper error message for negative timeout.Tristan Gingold2017-12-112-2/+5
* simul: fix 'value for physical types.Tristan Gingold2017-12-111-1/+1
* simul: replace Get_Instance_For_Slot by Get_Instance_Object.Tristan Gingold2017-12-112-22/+13
* simul-debugger: add debug_upblock.Tristan Gingold2017-12-111-0/+18
* simul-execution: fix creation of subprogram frame for shared generic packages.Tristan Gingold2017-12-081-29/+38
* simul-debugger: add debug_bt (internal debugging procedure).Tristan Gingold2017-12-081-0/+12
* simul: handle optional body for package instantiation.Tristan Gingold2017-12-071-2/+5
* simul: fix annotation of macro-expanded package instantiation.Tristan Gingold2017-12-071-5/+16
* simul: handle interface type.Tristan Gingold2017-12-072-3/+6
* simul: handle generic-mapped packages.Tristan Gingold2017-12-071-4/+11
* simul: handle nested package instantiation.Tristan Gingold2017-12-072-2/+5
* simul: fix execution of actual expression.Tristan Gingold2017-12-063-13/+40
* simul: remove Current_Component (unused).Tristan Gingold2017-12-062-11/+3
* simul: fix choice list for case generate statement.Tristan Gingold2017-12-051-2/+4
* simul: fix elaboration check for package.Tristan Gingold2017-12-051-1/+5
* simul: handle unconstrained case choice.Tristan Gingold2017-12-051-1/+17
* simul: psl default clock, unaffected waveform.Tristan Gingold2017-12-053-0/+8
* simul: handle interface subprogram.Tristan Gingold2017-12-053-11/+26
* simul: handle package interface, remove iir_value_environment.Tristan Gingold2017-12-059-80/+25
* simul: handle instantiated package.Tristan Gingold2017-12-054-11/+46
* simul: add support for case generate statetement.Tristan Gingold2017-12-044-14/+68
* simul: support nested packages.Tristan Gingold2017-12-042-58/+71
* simul: WIP for nested packages.Tristan Gingold2017-12-042-3/+7
* simul: add iir_value_instance, remove package_instances.Tristan Gingold2017-12-038-35/+81
* simul: Remove scope_type (unused).Tristan Gingold2017-12-034-186/+14
* simul: add global_info.Tristan Gingold2017-12-036-63/+77
* simul: refactoring: scope is now the corresponding sim_info.Tristan Gingold2017-12-038-112/+119
* Create the simul.ads package (for a namespace).Tristan Gingold2017-11-2423-77/+97
* simulation: refactoring (move block_instance to iir_values).Tristan Gingold2017-11-2411-117/+113
* Annotations: minor reformating.Tristan Gingold2017-11-192-24/+15
* ghdl_simul: handle obsoleted and optionnal package body.Tristan Gingold2017-11-181-2/+14
* ghdl_simul: use target bounds for variable assignment of an aggregate.Tristan Gingold2017-11-181-3/+1
* ghdl_simul: fix crash in elaboration.Tristan Gingold2017-11-181-10/+7
* simulate: add per signal id.Tristan Gingold2017-11-163-2/+20
* simulate: add port map.Tristan Gingold2017-11-163-16/+29
* simulate: add extra_slot.Tristan Gingold2017-11-162-7/+22
* list: update simulator.Tristan Gingold2017-11-113-30/+31
* Update simulate.Tristan Gingold2017-11-087-79/+67
* simulate: update (and revive).Tristan Gingold2017-10-246-33/+87
* ghdl_simul: also renames conversion.Tristan Gingold2017-09-133-9/+27
* Fix build error for ghdlsynth.Tristan Gingold2017-05-091-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-27 16:17:25 +0000