| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | vhdl: add tok_inherit. Preliminary work for #1899 | Tristan Gingold | 2021-11-03 | 1 | -0/+1 |
| | | |||||
| * | Add parsing of case? statement and simple test. | Brian Padalino | 2021-09-24 | 1 | -0/+1 |
| | | | | | Also add the Matching flag to the Iir_Kind_Case_Statement. | ||||
| * | vhdl and psl: parse sync_abort and async_abort. For #1654 | Tristan Gingold | 2021-08-30 | 1 | -0/+2 |
| | | |||||
| * | Add support for PSL onehot/onehot0 functions (#1633) | T. Meissner | 2021-02-09 | 1 | -1/+3 |
| | | | | | | | | | | | | | | | | * vhdl: parse PSL onehot/onehot0 builtin calls. For #662 * update pyGHDL bindings * Synthesis of PSL built-in onehot/onehot0 function. * testsuite/synth: add tests of PSL built-in functions onehot()/onehot0() for #662 * doc: add info about PSL built-in functions onehot()/onehot0() for #662 * synth: refactor synthesis of onehot/onehot0 functions Co-authored-by: eine <eine@users.noreply.github.com> | ||||
| * | update license headers | umarcor | 2021-01-14 | 1 | -11/+9 |
| | | |||||
| * | vhdl: rework formatter engine, add 'ghdl fmt' command | Tristan Gingold | 2021-01-09 | 1 | -19/+37 |
| | | |||||
| * | vhdl: add force and release tokens. For #1416 | Tristan Gingold | 2020-08-01 | 1 | -0/+2 |
| | | |||||
| * | vhdl psl: add support for equivalence operator. Fix #1371 | Tristan Gingold | 2020-06-16 | 1 | -0/+1 |
| | | |||||
| * | vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662 | Tristan Gingold | 2020-06-02 | 1 | -1/+6 |
| | | |||||
| * | vhdl psl: fully scan PSL keywords in scanner. | Tristan Gingold | 2019-08-20 | 1 | -5/+11 |
| | | |||||
| * | vhdl: recognize PSL units reserved words. | Tristan Gingold | 2019-08-16 | 1 | -0/+3 |
| | | |||||
| * | vhdl: add PSL keywords to vhdl08 reserved words. | Tristan Gingold | 2019-08-14 | 1 | -7/+7 |
| | | |||||
| * | Add support for PSL assumptions, used in formal verification (#880) | Pepijn de Vos | 2019-08-07 | 1 | -0/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code | ||||
| * | vhdl: parse and analyze restrict directive. | Tristan Gingold | 2019-07-04 | 1 | -0/+2 |
| | | |||||
| * | vhdl: differenciate block and line comments. | Tristan Gingold | 2019-05-30 | 1 | -1/+2 |
| | | |||||
| * | vhdl-prints: handle PSL, add psl tokens for strong and inclusive variants. | Tristan Gingold | 2019-05-30 | 1 | -0/+6 |
| | | |||||
| * | vhdl: move tokens as vhdl child package. | Tristan Gingold | 2019-05-04 | 1 | -0/+303 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |