aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* grt-lib: minor reformatting.Tristan Gingold2020-06-041-5/+3
|
* grt: do not export disp_process_name.Tristan Gingold2020-06-043-6/+4
|
* netlists-memories: simplify addresses when using a 'to' range. Fix #1348Tristan Gingold2020-06-021-0/+264
|
* netlists-gates.ads: add comments.Tristan Gingold2020-06-021-6/+8
|
* netlists-memories: clean up: remove handling of dff/idff in chains.Tristan Gingold2020-06-021-57/+28
| | | | They aren't present anymore.
* netlists-memories: handle another merge of dff in read ports. For #1348Tristan Gingold2020-06-021-3/+154
|
* grt: add and document option --assertsTristan Gingold2020-06-023-22/+40
|
* Synthesis of PSL prev function.Tristan Gingold2020-06-0212-231/+436
|
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-0214-261/+606
|
* netlists-dump: shorten UB32 constants.Tristan Gingold2020-05-311-1/+5
|
* grt: call finalizer after std.env.finish/stop. For #1347Tristan Gingold2020-05-312-1/+3
|
* synth: improve support of true dual port rams. For #1069Tristan Gingold2020-05-313-7/+9
|
* netlists-inference: minor refactoring.Tristan Gingold2020-05-311-79/+64
|
* netlists-inference: add comments, reorder subprograms.Tristan Gingold2020-05-311-70/+63
|
* synth: refine -dm debug option. Add -dm2Tristan Gingold2020-05-314-4/+11
|
* netlists-memories: cleanup.Tristan Gingold2020-05-292-47/+4
|
* netlists: rework clock handling in memories.Tristan Gingold2020-05-294-83/+108
|
* netlists: handle UL32 in memory initial value.Tristan Gingold2020-05-292-4/+27
|
* netlists-inference: factorize code.Tristan Gingold2020-05-291-54/+45
|
* psl-nodes: set a location on false/true/one/EOS nodes. Fix #1345Tristan Gingold2020-05-294-18/+28
|
* ortho/gcc: convert boolean and enums to int on interfaces.Tristan Gingold2020-05-285-0/+10
|
* vhdl-utils: minor style changes.Tristan Gingold2020-05-281-4/+2
|
* ortho: add a length parameter to start_array_aggr.Tristan Gingold2020-05-2829-236/+327
|
* synth: handle reduction operators. Fix #1342Tristan Gingold2020-05-278-27/+72
|
* synth-oper: add support for conv_vector.Tristan Gingold2020-05-271-2/+3
|
* vhdl-scanner: makes -C part of -frelaxedTristan Gingold2020-05-251-1/+3
|
* grt: implement --backtrace-severity. For #1338Tristan Gingold2020-05-254-13/+50
|
* ghdlsynth.h: add API for attributes. For #1318Tristan Gingold2020-05-231-0/+7
|
* netlists: disp attributes in vhdl output (as comments). For #1318Tristan Gingold2020-05-233-20/+97
|
* netlists: complete support of attributes. For #1318Tristan Gingold2020-05-235-5/+102
|
* grt: fix warnings from gnatgpl2020.Tristan Gingold2020-05-235-17/+24
| | | | Was actuals overlap.
* Rewrite dyn_interning using Dyn_Maps.Tristan Gingold2020-05-222-140/+34
|
* netlists: use dyn_maps package for attributes.Tristan Gingold2020-05-224-40/+19
|
* Add dyn_maps packageTristan Gingold2020-05-222-0/+249
|
* netlists: add param_pval_boolean.Tristan Gingold2020-05-223-8/+12
|
* netlists-memories: set location on utrunc. Fix #1332Tristan Gingold2020-05-213-11/+13
|
* synth: add support for ascending attribute. Fix #1333Tristan Gingold2020-05-211-0/+15
|
* netlists: initial support of attributes.Tristan Gingold2020-05-213-27/+123
|
* dyn_interning: add a Modify method.Tristan Gingold2020-05-212-1/+14
|
* synth-oper: fix handle of add/sub with std_logic.Tristan Gingold2020-05-211-21/+21
| | | | The operand is simply 0-extended.
* netlists-disp_vhdl: fix id_sextend for 1 bit.Tristan Gingold2020-05-211-1/+1
|
* synth: handle more operators from std_logic_arith. Fix synth121Tristan Gingold2020-05-211-13/+19
|
* netlists-inference: Fix sequential assertions at init. Fix #1330Tristan Gingold2020-05-211-12/+17
|
* vhdl-nodes: use a flag field for direction.Tristan Gingold2020-05-204-5/+15
|
* ghwlib: fix non-initialized field for ghw_disp_hie.Tristan Gingold2020-05-201-0/+1
|
* ghwlib: never display the NO_SIG terminator.Tristan Gingold2020-05-201-5/+2
|
* synth: create abstractions for Pval (from synth-insts to synth-decls)Tristan Gingold2020-05-203-43/+59
|
* ghwdump should handle zero-length signals (#1327)Ben Reynwar2020-05-201-1/+1
| | | | | * Adding a test for issue #1326 to check that ghwdump doesn't crash with a zero-length signal. * Remove an assertion from ghwlib that prevents zero-length signals.
* synth-decls: handle unbounded record subtypes. Fix #1324Tristan Gingold2020-05-192-45/+28
|
* vhdl-nodes: Rename and move shift/rotate predefined functions. Fix #1325Tristan Gingold2020-05-194-30/+27
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-08 15:13:16 +0000