index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth-stmts: set location of muxes on case statements.
Tristan Gingold
2019-10-21
1
-6
/
+13
*
synth: fixes for value_const.
Tristan Gingold
2019-10-20
2
-0
/
+11
*
vhdl: try to convert identifier to token only for identifiers
Tristan Gingold
2019-10-20
1
-1
/
+3
*
netlists-memories: fixes in ROM.
Tristan Gingold
2019-10-20
1
-48
/
+51
*
netlists-disp_vhdl: display memory initialization value.
Tristan Gingold
2019-10-20
1
-2
/
+46
*
synth: add value_const.
Tristan Gingold
2019-10-20
7
-9
/
+69
*
netlists-memories: preliminary work to handle ROM.
Tristan Gingold
2019-10-20
1
-111
/
+194
*
synth: add more locations.
Tristan Gingold
2019-10-20
2
-0
/
+2
*
netlists-dump: also dump instances location.
Tristan Gingold
2019-10-20
1
-6
/
+34
*
synth: use note messages for memories (instead of warnings).
Tristan Gingold
2019-10-19
4
-28
/
+34
*
ghdlsynth.h: add functions.
Tristan Gingold
2019-10-19
1
-0
/
+4
*
Regenerate ghdlsynth_gates.h
Tristan Gingold
2019-10-18
1
-0
/
+5
*
netlists-memories: check ports.
Tristan Gingold
2019-10-18
1
-7
/
+161
*
vhdl-prints: add parenthesis around boolean and/or.
Tristan Gingold
2019-10-18
1
-0
/
+4
*
synth-stmts: ignore EOS in PSL expressions.
Tristan Gingold
2019-10-18
1
-1
/
+8
*
syn_interning: add get_index.
Tristan Gingold
2019-10-17
2
-14
/
+31
*
netlists-disp_vhdl: display memories.
Tristan Gingold
2019-10-17
1
-1
/
+97
*
synth: add netlists-memories to extract memories. Still WIP.
Tristan Gingold
2019-10-17
8
-18
/
+553
*
netlists: add remove_instance.
Tristan Gingold
2019-10-16
2
-0
/
+35
*
vhdl: check cover/restrict is followed by a sequence.
Tristan Gingold
2019-10-16
4
-11
/
+65
*
synth: fix psl cover - test when the final state is reached.
Tristan Gingold
2019-10-15
1
-3
/
+14
*
vhdl: Add the implicit [*] at start of PSL cover sequence.
Tristan Gingold
2019-10-15
3
-0
/
+37
*
vhdl: handle cover and restrict within vunit.
Tristan Gingold
2019-10-15
5
-1
/
+17
*
synth: handle overflow literal.
Tristan Gingold
2019-10-15
2
-1
/
+9
*
netlists: declare memory gates.
Tristan Gingold
2019-10-15
3
-3
/
+215
*
synth-expr: handle any discrete_range in aggregate choices.
Tristan Gingold
2019-10-15
1
-1
/
+2
*
synth-insts: accept architecture instantiation in synth_dependencies.
Tristan Gingold
2019-10-15
1
-2
/
+3
*
Use Decode_Work_Option in options. Factorize code.
Tristan Gingold
2019-10-15
4
-25
/
+11
*
ghdlsynth: allow --work= option in the middle of files.
Tristan Gingold
2019-10-15
3
-1
/
+48
*
synth-inference: handle multiple connections.
Tristan Gingold
2019-10-14
1
-14
/
+31
*
synth-infere: extract clock from and tree.
Tristan Gingold
2019-10-14
1
-17
/
+102
*
netlists-dump: do not print name of anonymous parameters.
Tristan Gingold
2019-10-14
1
-2
/
+6
*
synth-infere: fix partial assignment with clock enable.
Tristan Gingold
2019-10-14
1
-2
/
+9
*
vhdl-evaluation: handle bit condition operator. Fix #977
Tristan Gingold
2019-10-13
1
-0
/
+3
*
synth: handle constants for condition operator.
Tristan Gingold
2019-10-13
3
-1
/
+20
*
synth-stmts: fix thinko (need to adjust type for indexed a 1-bit array).
Tristan Gingold
2019-10-13
1
-2
/
+5
*
synth-stmts: handle const indexed array.
Tristan Gingold
2019-10-13
1
-0
/
+5
*
synth-oper: handle const array array concat.
Tristan Gingold
2019-10-13
1
-16
/
+41
*
synth-oper: add more operations (float div, less for arrays)
Tristan Gingold
2019-10-13
1
-7
/
+39
*
synth-stmts: improve support for associations in function calls.
Tristan Gingold
2019-10-13
1
-19
/
+92
*
synth-inst: minor refactoring.
Tristan Gingold
2019-10-13
1
-3
/
+2
*
synth-oper: handle unsigned unsigned mul.
Tristan Gingold
2019-10-13
1
-0
/
+13
*
synth-expr: handle integer type conversion.
Tristan Gingold
2019-10-13
1
-1
/
+4
*
synth-expr: handle range array attribute in slices.
Tristan Gingold
2019-10-13
1
-42
/
+74
*
vhdl-annotations: handle list of record elements declaration.
Tristan Gingold
2019-10-13
1
-2
/
+4
*
vhdl: recognize std_logic_unsigned.conv_integer.
Tristan Gingold
2019-10-13
3
-2
/
+12
*
netlists-iterators: avoid a crash if no ports.
Tristan Gingold
2019-10-13
1
-3
/
+1
*
netlists-dump: improve output.
Tristan Gingold
2019-10-13
1
-9
/
+28
*
netlists-builders: adjust names of dyn_extract ports.
Tristan Gingold
2019-10-13
1
-2
/
+2
*
Show error on wait without condition (#976)
Pepijn de Vos
2019-10-13
1
-0
/
+4
[next]