aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* options: set parse_parenthesis flag onTristan Gingold2019-06-131-0/+2
* vhdl-sem_expr: set string type in case of error.Tristan Gingold2019-06-131-9/+12
* vhdl-sem_expr: avoid crash after error with parenthesisTristan Gingold2019-06-131-3/+9
* vhdl-sem_expr: avoid crash if no choices.Tristan Gingold2019-06-131-1/+3
* vhdl-parse: improve error message in case of unexpectedTristan Gingold2019-06-131-0/+12
* synth-expr: use Node instead of Iir (renaming).Tristan Gingold2019-06-132-34/+34
* synth-stmts: handle enumeration type in case, renaming.Tristan Gingold2019-06-132-64/+73
* vhdl/simulate: fix regression wrt package instances.Tristan Gingold2019-06-122-4/+6
* synth-expr: handle choice_by_expression in aggregates.Tristan Gingold2019-06-121-3/+30
* vhdl-sem_types: set base type of error types.Tristan Gingold2019-06-121-0/+1
* vhdl: improve error messages for generate statement.Tristan Gingold2019-06-123-3/+5
* Add mutils.Tristan Gingold2019-06-122-0/+34
* synth: handle enumerated types.Tristan Gingold2019-06-125-51/+97
* simul: refine scalar type annotations.Tristan Gingold2019-06-122-17/+49
* vhdl-nodes: add Node_List and Node_Flist aliases.Tristan Gingold2019-06-121-0/+2
* synth-expr: resize for uns-uns operations.Tristan Gingold2019-06-121-18/+28
* netlist-disp_vhdl: display parameters, fix outputTristan Gingold2019-06-121-11/+45
* synth: handle conditional generate process.Tristan Gingold2019-06-111-1/+45
* synth: support conditional signal assignments.Tristan Gingold2019-06-087-9/+79
* synth: handle integer +/- for constants.Tristan Gingold2019-06-084-23/+43
* synth: WIP for dependencies.Tristan Gingold2019-06-073-11/+74
* synth: add comments.Tristan Gingold2019-06-072-5/+13
* nodes.py: regenerated.Tristan Gingold2019-06-071-6/+12
* synth: add comments and refactoring.Tristan Gingold2019-06-079-25/+45
* synth: ignore attribute specificationsChristos Gentsos2019-06-061-0/+2
* synth: handle numeric_std unsigned - unsigned add and subChristos Gentsos2019-06-061-0/+22
* synth: handle array equality op (just for arrays of identical range)Christos Gentsos2019-06-061-0/+8
* synth: enabled vector AND, OR and XORChristos Gentsos2019-06-061-8/+14
* synth: added support for numeric_std unary negationChristos Gentsos2019-06-064-1/+34
* synth: handle numeric_std subtraction (addition was already there)Christos Gentsos2019-06-063-0/+38
* synth: added support for vector "not" operationChristos Gentsos2019-06-061-0/+9
* synth: added support for array-element and element-array concatsChristos Gentsos2019-06-061-2/+27
* synth-decls: ignore attribute declarationsChristos Gentsos2019-06-061-0/+2
* Remove unused use clause.Tristan Gingold2019-06-061-1/+0
* synth-expr: fix a crash in vectorize_arrayTristan Gingold2019-06-061-1/+4
* libghdlsynth: fix build failure.Tristan Gingold2019-06-061-1/+1
* libghdlsynth: fix startup crash.Tristan Gingold2019-06-061-0/+2
* vhdl: detect unused signals and variables.Tristan Gingold2019-06-056-26/+42
* python: export Enable_Warning.Tristan Gingold2019-06-052-0/+8
* ghdlcomp: really obey to --force-analysis.Tristan Gingold2019-06-051-11/+6
* vhdl-errors: avoid a crash on error type.Tristan Gingold2019-06-051-0/+3
* ghdldrv: handle --force-analysis for llvm and gcc.Tristan Gingold2019-06-053-5/+3
* vhdl-prints: try to print error content.Tristan Gingold2019-06-041-0/+10
* vhdl-sem_expr: do not try to report empty error message.Tristan Gingold2019-06-041-5/+7
* ghdl import: avoid a crash in case of error.Tristan Gingold2019-06-041-20/+19
* errorout: stop after error limit.Tristan Gingold2019-06-041-2/+2
* vhdl: adjust formatters and add python bindings.Tristan Gingold2019-06-045-6/+30
* vhdl-sem_specs: avoid a crash on missing entity name.Tristan Gingold2019-06-041-0/+4
* ghdldrv: reject empty argument. Fix #830Tristan Gingold2019-06-041-0/+5
* files_map-editor: fix compilation.Tristan Gingold2019-06-031-11/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 22:45:51 +0000