1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
|
-- Routine to dump (for debugging purpose) a netlist.
-- Copyright (C) 2017 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
-- MA 02110-1301, USA.
with Ada.Text_IO; use Ada.Text_IO;
with Name_Table;
-- with Netlists.Utils; use Netlists.Utils;
with Netlists.Iterators; use Netlists.Iterators;
-- with Netlists.Gates; use Netlists.Gates;
package body Netlists.Disp_Vhdl is
-- Like Put, but without the leading space (if any).
procedure Put_Trim (S : String) is
begin
if S'First <= S'Last and then S (S'First) = ' ' then
Put (S (S'First + 1 .. S'Last));
else
Put (S);
end if;
end Put_Trim;
procedure Put_Type (W : Width) is
begin
if W = 1 then
Put ("std_logic");
else
Put ("std_logic_vector (");
Put_Trim (Width'Image (W - 1));
Put (" downto 0)");
end if;
end Put_Type;
procedure Put_Name (N : Sname)
is
use Name_Table;
Prefix : Sname;
begin
-- Do not crash on No_Name.
if N = No_Sname then
Put ("*nil*");
return;
end if;
Prefix := Get_Sname_Prefix (N);
case Get_Sname_Kind (N) is
when Sname_User =>
if Prefix = No_Sname then
Put ("\");
else
Put_Name (Prefix);
Put (".");
end if;
Put (Image (Get_Sname_Suffix (N)));
when Sname_Artificial =>
if Prefix = No_Sname then
Put ("$");
else
Put_Name (Prefix);
Put (".");
end if;
Put (Image (Get_Sname_Suffix (N)));
when Sname_Version =>
Put_Name (Prefix);
Put ("%");
Put_Trim (Uns32'Image (Get_Sname_Version (N)));
end case;
end Put_Name;
procedure Disp_Entity (M : Module)
is
First : Boolean;
begin
-- Module id and name.
Put ("entity ");
Put_Name (Get_Name (M));
Put_Line (" is");
-- Ports.
First := True;
for P of Ports_Desc (M) loop
if First then
Put_Line (" port (");
First := False;
else
Put_Line (";");
end if;
Put (" ");
Put_Name (P.Name);
Put (" : ");
case P.Dir is
when Port_In =>
Put ("in");
when Port_Out =>
Put ("out");
when Port_Inout =>
Put ("inout");
end case;
Put (' ');
Put_Type (P.W);
end loop;
if not First then
Put_Line (");");
end if;
Put ("end entity ");
Put_Name (Get_Name (M));
Put_Line (";");
New_Line;
end Disp_Entity;
procedure Disp_Net_Name (N : Net)
is
Inst : constant Instance := Get_Parent (N);
Idx : constant Port_Idx := Get_Port_Idx (N);
begin
if Is_Self_Instance (Inst) then
Put_Name (Get_Input_Desc (Get_Module (Inst), Idx).Name);
else
Put_Name (Get_Name (Inst));
Put ('.');
Put_Name (Get_Output_Desc (Get_Module (Inst), Idx).Name);
end if;
end Disp_Net_Name;
procedure Disp_Architecture (M : Module)
is
First : Boolean;
begin
Put ("architecture rtl of ");
Put_Name (Get_Name (M));
Put_Line (" is");
-- Dummy display:
-- * generate one signal per net
-- * generate instances
for Inst of Instances (M) loop
if not Is_Self_Instance (Inst) then
for N of Outputs (Inst) loop
Put (" signal ");
Disp_Net_Name (N);
Put (" : ");
Put_Type (Get_Width (N));
Put_Line (";");
end loop;
end if;
end loop;
Put_Line ("begin");
declare
Inst : constant Instance := Get_Self_Instance (M);
Idx : Port_Idx;
begin
Idx := 0;
for I of Inputs (Inst) loop
Put (" ");
Put_Name (Get_Output_Desc (M, Idx).Name);
Put (" <= ");
Disp_Net_Name (Get_Driver (I));
New_Line;
end loop;
end;
for Inst of Instances (M) loop
declare
Imod : constant Module := Get_Module (Inst);
Idx : Port_Idx;
begin
Put (" ");
Put_Name (Get_Name (Inst));
Put (" : work.");
Put_Name (Get_Name (Imod));
Put_Line (" port map (");
First := True;
-- Inputs
Idx := 0;
for I of Inputs (Inst) loop
if First then
First := False;
else
Put_Line (", ");
end if;
Put (" ");
Put_Name (Get_Input_Desc (Imod, Idx).Name);
Idx := Idx + 1;
Put (" => ");
Disp_Net_Name (Get_Driver (I));
end loop;
-- Outputs
Idx := 0;
for O of Outputs (Inst) loop
if First then
First := False;
else
Put_Line (", ");
end if;
Put (" ");
Put_Name (Get_Output_Desc (Imod, Idx).Name);
Idx := Idx + 1;
Put (" => ");
Disp_Net_Name (O);
end loop;
Put_Line (");");
end;
end loop;
Put_Line ("end rtl;");
New_Line;
end Disp_Architecture;
procedure Disp_Vhdl (M : Module) is
begin
for S of Sub_Modules (M) loop
if Get_Id (S) >= Id_User_None then
Disp_Vhdl (S);
end if;
end loop;
Disp_Entity (M);
Disp_Architecture (M);
end Disp_Vhdl;
end Netlists.Disp_Vhdl;
|
