1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
-- Debug utilities for synthesis environment.
-- Copyright (C) 2017 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation; either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
-- MA 02110-1301, USA.
with Ada.Text_IO; use Ada.Text_IO;
with Netlists.Dump; use Netlists.Dump;
package body Synth.Environment.Debug is
procedure Dump_Wire (Wid : Wire_Id)
is
W_Rec : Wire_Id_Record renames Wire_Id_Table.Table (Wid);
begin
Put ("Wire:" & Wire_Id'Image (Wid));
Put_Line (" kind: " & Wire_Kind'Image (W_Rec.Kind));
Put_Line (" decl:" & Source.Syn_Src'Image (W_Rec.Decl));
Put (" gate: ");
Dump_Net_Name (W_Rec.Gate, True);
New_Line;
Put_Line (" cur_assign:" & Seq_Assign'Image (W_Rec.Cur_Assign));
Put_Line (" conc_assign:" & Conc_Assign'Image(W_Rec.Final_Assign));
end Dump_Wire;
procedure Dump_Partial_Assign (Pasgn : Partial_Assign)
is
procedure Dump_Value (N : Net) is
begin
if N /= No_Net then
Dump_Net_Name (N, True);
Put (" := ");
Disp_Instance (Get_Net_Parent (N), False, 0);
else
Put ("unassigned");
end if;
end Dump_Value;
P : Partial_Assign;
begin
P := Pasgn;
while P /= No_Partial_Assign loop
declare
Pasgn : Partial_Assign_Record renames
Partial_Assign_Table.Table (P);
begin
Put (" off:" & Uns32'Image (Pasgn.Offset));
Put (", ");
Dump_Value (Pasgn.Value);
New_Line;
P := Pasgn.Next;
end;
end loop;
end Dump_Partial_Assign;
procedure Dump_Assign (Asgn : Seq_Assign)
is
Rec : Seq_Assign_Record renames Assign_Table.Table (Asgn);
begin
Put ("Assign" & Seq_Assign'Image (Asgn));
Put (" Wire Id:" & Wire_Id'Image (Rec.Id));
Put (", prev_assign:" & Seq_Assign'Image (Rec.Prev));
Put (", phi:" & Phi_Id'Image (Rec.Phi));
Put (", chain:" & Seq_Assign'Image (Rec.Chain));
New_Line;
declare
W_Rec : Wire_Id_Record renames Wire_Id_Table.Table (Rec.Id);
begin
Put_Line (" wire decl:" & Source.Syn_Src'Image (W_Rec.Decl));
Put (" wire gate: ");
Dump_Net_Name (W_Rec.Gate, True);
New_Line;
end;
Put_Line (" value:");
if Rec.Val.Is_Static then
Put_Line (" static");
else
Dump_Partial_Assign (Rec.Val.Asgns);
end if;
end Dump_Assign;
procedure Dump_Phi (Id : Phi_Id)
is
Phi : Phi_Type renames Phis_Table.Table (Id);
Asgn : Seq_Assign;
begin
Put ("phi_id:" & Phi_Id'Image (Id) & ", nbr:" & Uns32'Image (Phi.Nbr));
New_Line;
Asgn := Phi.First;
while Asgn /= No_Seq_Assign loop
Dump_Assign (Asgn);
Asgn := Get_Assign_Chain (Asgn);
end loop;
end Dump_Phi;
procedure Dump_Conc_Assigns (First : Conc_Assign)
is
Asgn : Conc_Assign;
begin
Asgn := First;
while Asgn /= No_Conc_Assign loop
Put ("conc_assign" & Conc_Assign'Image (Asgn));
declare
Arec : Conc_Assign_Record renames Conc_Assign_Table.Table (Asgn);
begin
Put (" off:" & Uns32'Image (Arec.Offset));
Put (", width:" & Width'Image (Get_Width (Arec.Value)));
New_Line;
Put (" value: ");
Disp_Instance (Get_Net_Parent (Arec.Value), False, 0);
Asgn := Arec.Next;
end;
New_Line;
end loop;
end Dump_Conc_Assigns;
end Synth.Environment.Debug;
|
