1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
|
-- std_logic_1164
-- Copyright (C) 2019 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <gnu.org/licenses>.
with Types; use Types;
with Elab.Memtype; use Elab.Memtype;
package Synth.Ieee.Std_Logic_1164 is
-- For std.standard. Should a package be created ?
type Bit is ('0', '1');
function Read_Bit (M : Memory_Ptr; Off : Uns32) return Bit;
procedure Write_Bit (M : Memory_Ptr; Off : Uns32; Val : Bit);
-- From openieee.
-- Unresolved logic state.
type Std_Ulogic is
(
'U', -- Uninitialized, this is also the default value.
'X', -- Unknown / conflict value (forcing level).
'0', -- 0 (forcing level).
'1', -- 1 (forcing level).
'Z', -- High impedance.
'W', -- Unknown / conflict (weak level).
'L', -- 0 (weak level).
'H', -- 1 (weak level).
'-' -- Don't care.
);
subtype X01 is Std_Ulogic range 'X' .. '1';
function Read_Std_Logic (M : Memory_Ptr; Off : Uns32) return Std_Ulogic;
procedure Write_Std_Logic (M : Memory_Ptr; Off : Uns32; Val : Std_Ulogic);
-- Read as standard.bit and convert to std_logic.
function Read_Bit_To_Std_Logic (M : Memory_Ptr; Off : Uns32)
return Std_Ulogic;
function To_Bit (S : Std_Ulogic; Xmap : Bit) return Bit;
type Table_1d is array (Std_Ulogic) of Std_Ulogic;
type Table_2d is array (Std_Ulogic, Std_Ulogic) of Std_Ulogic;
type Table_1d_X01 is array (Std_Ulogic) of X01;
-- UX01ZWLH-
To_X01 : constant Table_1d_X01 := "XX01XX01X";
Map_X01 : constant Table_1d := "XX01XX01X";
Map_X01Z : constant Table_1d := "XX01ZX01X"; -- Note: W => X
Map_UX01 : constant Table_1d := "UX01XX01X";
And_Table : constant Table_2d :=
-- UX01ZWLH-
("UU0UUU0UU", -- U
"UX0XXX0XX", -- X
"000000000", -- 0
"UX01XX01X", -- 1
"UX0XXX0XX", -- Z
"UX0XXX0XX", -- W
"000000000", -- L
"UX01XX01X", -- H
"UX0XXX0XX" -- -
);
Nand_Table : constant Table_2d :=
-- UX01ZWLH-
("UU1UUU1UU", -- U
"UX1XXX1XX", -- X
"111111111", -- 0
"UX10XX10X", -- 1
"UX1XXX1XX", -- Z
"UX1XXX1XX", -- W
"111111111", -- L
"UX10XX10X", -- H
"UX1XXX1XX" -- -
);
Or_Table : constant Table_2d :=
-- UX01ZWLH-
("UUU1UUU1U", -- U
"UXX1XXX1X", -- X
"UX01XX01X", -- 0
"111111111", -- 1
"UXX1XXX1X", -- Z
"UXX1XXX1X", -- W
"UX01XX01X", -- L
"111111111", -- H
"UXX1XXX1X" -- -
);
Nor_Table : constant Table_2d :=
-- UX01ZWLH-
("UUU0UUU0U", -- U
"UXX0XXX0X", -- X
"UX10XX10X", -- 0
"000000000", -- 1
"UXX0XXX0X", -- Z
"UXX0XXX0X", -- W
"UX10XX10X", -- L
"000000000", -- H
"UXX0XXX0X" -- -
);
Xor_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUUU", -- U
"UXXXXXXXX", -- X
"UX01XX01X", -- 0
"UX10XX10X", -- 1
"UXXXXXXXX", -- Z
"UXXXXXXXX", -- W
"UX01XX01X", -- L
"UX10XX10X", -- H
"UXXXXXXXX" -- -
);
Xnor_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUUU", -- U
"UXXXXXXXX", -- X
"UX10XX10X", -- 0
"UX01XX01X", -- 1
"UXXXXXXXX", -- Z
"UXXXXXXXX", -- W
"UX10XX10X", -- L
"UX01XX01X", -- H
"UXXXXXXXX" -- -
);
Not_Table : constant Table_1d :=
-- UX01ZWLH-
"UX10XX10X";
Match_Eq_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX10XX101", -- 0
"UX01XX011", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX10XX101", -- L
"UX01XX011", -- H
"111111111" -- -
);
Match_Ne_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX01XX011", -- 0
"UX10XX101", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX01XX011", -- L
"UX10XX101", -- H
"111111111" -- -
);
Match_Le_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX11XX111", -- 0
"UX01XX011", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX11XX111", -- L
"UX01XX011", -- H
"111111111" -- -
);
Match_Lt_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX01XX011", -- 0
"UX00XX001", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX01XX011", -- L
"UX00XX001", -- H
"111111111" -- -
);
Match_Ge_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX10XX101", -- 0
"UX11XX111", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX10XX101", -- L
"UX11XX111", -- H
"111111111" -- -
);
Match_Gt_Table : constant Table_2d :=
-- UX01ZWLH-
("UUUUUUUU1", -- U
"UXXXXXXX1", -- X
"UX00XX001", -- 0
"UX10XX101", -- 1
"UXXXXXXX1", -- Z
"UXXXXXXX1", -- W
"UX00XX001", -- L
"UX10XX101", -- H
"111111111" -- -
);
end Synth.Ieee.Std_Logic_1164;
|
