1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
-- Annotations for interpreted simulation
-- Copyright (C) 2014 Tristan Gingold
--
-- GHDL is free software; you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation; either version 2, or (at your option) any later
-- version.
--
-- GHDL is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with GHDL; see the file COPYING. If not, write to the Free
-- Software Foundation, 59 Temple Place - Suite 330, Boston, MA
-- 02111-1307, USA.
with Types; use Types;
with Vhdl.Nodes; use Vhdl.Nodes;
package Vhdl.Annotations is
-- If True, annotate for synthesis.
Flag_Synthesis : Boolean := False;
type Object_Slot_Type is new Natural;
-- This slot is not used.
Invalid_Object_Slot : constant Object_Slot_Type := 0;
type Block_Instance_Id is new Natural;
No_Block_Instance_Id : constant Block_Instance_Id := 0;
-- For Kind_Extra: a number. Kind_Extra is not used by annotations, and
-- is free for another pass like preelab.
type Extra_Slot_Type is new Natural;
-- The annotation depends on the kind of the node.
type Sim_Info_Kind is
(
Kind_Block, Kind_Process, Kind_Frame, Kind_Protected, Kind_Package,
Kind_Bit_Type, Kind_Log_Type,
Kind_E8_Type, Kind_E32_Type, Kind_I64_Type, Kind_F64_Type,
Kind_File_Type,
Kind_Type,
Kind_Object, Kind_Signal,
Kind_File,
Kind_Terminal, Kind_Quantity,
Kind_PSL,
Kind_Extra
);
subtype Kind_Scalar_Types is Sim_Info_Kind range
Kind_Bit_Type ..
--Kind_Log_Type
--Kind_E8_Type
--Kind_E32_Type
--Kind_I64_Type
Kind_F64_Type;
subtype Kind_Discrete_Types is Sim_Info_Kind range
Kind_Bit_Type ..
--Kind_Log_Type
--Kind_E8_Type
--Kind_E32_Type
Kind_I64_Type;
subtype Kind_Enum_Types is Sim_Info_Kind range
Kind_Bit_Type ..
--Kind_Log_Type
--Kind_E8_Type
Kind_E32_Type;
type Instance_Slot_Type is new Integer;
Invalid_Instance_Slot : constant Instance_Slot_Type := -1;
type Sim_Info_Type (Kind : Sim_Info_Kind);
type Sim_Info_Acc is access all Sim_Info_Type;
-- Annotation for an iir node in order to be able to simulate it.
type Sim_Info_Type (Kind: Sim_Info_Kind) is record
-- Redundant, to be used only for debugging.
Ref : Iir;
case Kind is
when Kind_Block
| Kind_Frame
| Kind_Protected
| Kind_Process
| Kind_Package =>
-- Number of objects/signals.
Nbr_Objects : Object_Slot_Type;
case Kind is
when Kind_Block =>
-- Slot number in the parent (for blocks).
Inst_Slot : Instance_Slot_Type;
-- Number of children (blocks, generate, instantiation).
Nbr_Instances : Instance_Slot_Type;
when Kind_Package =>
Pkg_Slot : Object_Slot_Type;
Pkg_Parent : Sim_Info_Acc;
when others =>
null;
end case;
when Kind_Object
| Kind_Signal
| Kind_File
| Kind_Terminal
| Kind_Quantity
| Kind_PSL
| Kind_Type =>
-- Block in which this object is declared in.
Obj_Scope : Sim_Info_Acc;
-- Variable index in the block.
Slot: Object_Slot_Type;
when Kind_Bit_Type
| Kind_Log_Type
| Kind_E8_Type
| Kind_E32_Type
| Kind_I64_Type
| Kind_F64_Type =>
Width : Uns32;
when Kind_File_Type =>
File_Signature : String_Acc;
when Kind_Extra =>
Extra_Slot : Extra_Slot_Type;
end case;
end record;
-- The first initialization is done automatically, but must be done again
-- after finalization.
procedure Initialize_Annotate;
procedure Finalize_Annotate;
-- Decorate the tree in order to be usable with the internal simulator.
procedure Annotate (Unit : Iir_Design_Unit);
-- Disp annotations for an iir node.
procedure Disp_Vhdl_Info (Node : Iir);
procedure Disp_Tree_Info (Node : Iir);
Global_Info : Sim_Info_Acc;
-- Annotations are used to collect informations for elaboration and to
-- locate iir_value_literal for signals, variables or constants.
-- Get/Set annotation fied from/to an iir.
procedure Set_Info (Target : Iir; Info : Sim_Info_Acc);
pragma Inline (Set_Info);
function Get_Info (Target : Iir) return Sim_Info_Acc;
pragma Inline (Get_Info);
-- Expand the annotation table. This is automatically done by Annotate,
-- to be used only by debugger.
procedure Annotate_Expand_Table;
end Vhdl.Annotations;
|
