1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
-- Nodes recognizer for ieee.numeric_std and ieee.numeric_bit.
-- Copyright (C) 2016 Tristan Gingold
--
-- GHDL is free software; you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation; either version 2, or (at your option) any later
-- version.
--
-- GHDL is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with GHDL; see the file COPYING. If not, write to the Free
-- Software Foundation, 59 Temple Place - Suite 330, Boston, MA
-- 02111-1307, USA.
with Vhdl.Std_Package;
with Std_Names; use Std_Names;
with Vhdl.Ieee.Std_Logic_1164;
package body Vhdl.Ieee.Std_Logic_Unsigned is
type Arg_Kind is (Arg_Slv, Arg_Int, Arg_Sl);
type Args_Kind is (Arg_Slv_Slv, Arg_Slv_Int, Arg_Int_Slv,
Arg_Slv_Sl, Arg_Sl_Slv);
type Binary_Pattern_Type is array (Args_Kind) of Iir_Predefined_Functions;
Eq_Patterns : constant Binary_Pattern_Type :=
(Arg_Slv_Slv => Iir_Predefined_Ieee_Std_Logic_Unsigned_Eq_Slv_Slv,
Arg_Slv_Int => Iir_Predefined_Ieee_Std_Logic_Unsigned_Eq_Slv_Int,
Arg_Int_Slv => Iir_Predefined_Ieee_Std_Logic_Unsigned_Eq_Int_Slv,
others => Iir_Predefined_None);
Error : exception;
procedure Extract_Declarations (Pkg : Iir_Package_Declaration)
is
procedure Classify_Arg (Arg : Iir; Kind : out Arg_Kind)
is
Arg_Type : constant Iir := Get_Type (Arg);
begin
if Arg_Type = Vhdl.Std_Package.Integer_Subtype_Definition then
Kind := Arg_Int;
elsif Arg_Type = Ieee.Std_Logic_1164.Std_Logic_Type then
Kind := Arg_Sl;
elsif Arg_Type = Ieee.Std_Logic_1164.Std_Logic_Vector_Type then
Kind := Arg_Slv;
else
raise Error;
end if;
end Classify_Arg;
Decl : Iir;
Arg1, Arg2 : Iir;
Arg1_Kind, Arg2_Kind : Arg_Kind;
procedure Handle_Binary (Pats : Binary_Pattern_Type)
is
Kind : Args_Kind;
begin
case Arg1_Kind is
when Arg_Slv =>
case Arg2_Kind is
when Arg_Slv => Kind := Arg_Slv_Slv;
when Arg_Sl => Kind := Arg_Slv_Sl;
when Arg_Int => Kind := Arg_Slv_Int;
end case;
when Arg_Int =>
case Arg2_Kind is
when Arg_Slv => Kind := Arg_Int_Slv;
when Arg_Sl
| Arg_Int => raise Error;
end case;
when Arg_Sl =>
case Arg2_Kind is
when Arg_Slv => Kind := Arg_Sl_Slv;
when Arg_Sl
| Arg_Int => raise Error;
end case;
end case;
Set_Implicit_Definition (Decl, Pats (Kind));
end Handle_Binary;
begin
Decl := Get_Declaration_Chain (Pkg);
-- Handle functions.
while Is_Valid (Decl) loop
if Get_Kind (Decl) /= Iir_Kind_Function_Declaration then
raise Error;
end if;
Arg1 := Get_Interface_Declaration_Chain (Decl);
if Is_Null (Arg1) then
raise Error;
end if;
Classify_Arg (Arg1, Arg1_Kind);
Arg2 := Get_Chain (Arg1);
if Is_Valid (Arg2) then
-- Dyadic function.
Classify_Arg (Arg2, Arg2_Kind);
case Get_Identifier (Decl) is
when Name_Op_Equality =>
Handle_Binary (Eq_Patterns);
when others =>
null;
end case;
else
-- Monadic function.
case Get_Identifier (Decl) is
when others =>
null;
end case;
end if;
Decl := Get_Chain (Decl);
end loop;
end Extract_Declarations;
end Vhdl.Ieee.Std_Logic_Unsigned;
|
