testsuite/gna/bug0106/repro.vhdl


1
2
3
4
5
6
7
8
9

entity repro is
end repro;

architecture behav of repro is
  signal v : natural;
  constant c : integer := 5;
begin
  v <= natural (c)'a;
end behav;