1 2 3 4 5 6 7 8
entity tb is end tb; architecture behav of tb is signal s : bit; begin postponed assert s = 0; end behav;