testsuite/gna/bug08/paren2.vhdl


1
2
3
4
5
6
7
8
9
10

entity paren2 is
end paren2;

architecture behav of paren2
is
  subtype b is natural range 1 to 4;
  signal a : bit_vector (b);
begin
  assert a(b) = x"0";
end behav;