blob: fed20e4a558fa036431f29f534684af3944e5754 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
library work;
use work.wishbone_types.all;
entity icache is
port (
clk : in bit;
rst : in bit;
-- wishbone_in : in wb_cpu_in_t
wishbone_in : in wishbone_slave_out
);
end entity icache;
architecture rtl of icache is
begin
end;
|