blob: 146a86be8e34f808c7171fd2c051e6a6bd93ebc4 (
plain)
1
2
3
4
5
|
library ieee;use ieee.std_logic_1164.all;entity dut is
port(sig_i:std_logic_vector;sig_o:out std_logic_vector);end entity;architecture a of dut is
begin sig_o<=sig_i;end architecture;library ieee;use ieee.std_logic_1164.all;entity tb is
end entity;architecture h of tb is
signal n:std_logic_vector(0 to 0);signal s:std'u(0);begin t port map(0);end architecture;
|
