1 2 3 4 5 6 7 8 9 10 11 12
#! /bin/sh . ../../testenv.sh analyze sample_slice_ports.vhdl analyze repro2.vhdl elab_simulate sliced_ex clean echo "Test successful"