blob: 8d5b034bb8116fc7229a2fad181711e5821dc65f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity entity_1 is
generic (
FREQ : real := 100.0;
BITS : positive := 8
);
port (
Clock: in std_logic;
Reset: in std_logic := '0';
Q: out std_logic_vector(BITS - 1 downto 0)
);
end entity entity_1;
architecture behav of entity_1 is
begin
process(Clock)
begin
if rising_edge(Clock) then
if Reset = '1' then
Q <= (others => '0');
else
Q <= std_logic_vector(unsigned(Q) + 1);
end if;
end if;
end process;
end architecture behav;
package package_1 is
constant ghdl : float := (3, 5); -- 2.3;
end package;
package body package_1 is
constant ghdl : float := (1); -- => 2, 4 => 5, others => 10); -- .5;
end package body;
|
