testsuite/synth/fsm03/assert5.psl


1
2
3
4
5
6

vunit assert5 (ent)
{
  default clock is rising_edge(clk);
  --my_cond: assert always (({req} |=> {ack}) abort val = '1');
  my_cond: assert always ({req} |=> {ack});
}