aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/issue1211/tb_delay_ul.vhdl
blob: d7df0152df5e9fb55520aab0fee3a41f587bcf99 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
entity tb_delay_ul is
end tb_delay_ul;

library ieee;
use ieee.std_logic_1164.all;

architecture behav of tb_delay_ul is
  signal clk : std_logic;
  signal rst : std_logic;
  signal din : std_logic;
  signal dout : std_logic;
  signal en : std_logic;
begin
  dut: entity work.delay_ul
    port map (
      sig_out => dout,
      sig_in => din,
      clock => clk,
      reset => rst,
      Enable => En);

  process
    procedure pulse is
    begin
      clk <= '0';
      wait for 1 ns;
      clk <= '1';
      wait for 1 ns;
    end pulse;
  begin
    rst <= '1';
    en <= '1';
    wait for 1 ns;
    assert dout = '0' severity failure;
    rst <= '0';

    din <= '1';
    pulse;
    assert dout = '0' severity failure;

    din <= '1';
    pulse;
    assert dout = '0' severity failure;

    din <= '0';
    pulse;
    assert dout = '0' severity failure;

    din <= '1';
    pulse;
    assert dout = '1' severity failure;

    din <= '1';
    pulse;
    assert dout = '1' severity failure;

    din <= '1';
    pulse;
    assert dout = '0' severity failure;

    din <= '1';
    pulse;
    assert dout = '1' severity failure;

    din <= '1';
    rst <= '1';
    pulse;
    assert dout = '0' severity failure;

    rst <= '0';
    din <= '1';
    pulse;
    assert dout = '0' severity failure;
    
    wait;
  end process;
end behav;