testsuite/synth/issue1253/repro1.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity repro1 is
    port(C, CLR : in std_logic;
         Q : out std_logic_vector(3 downto 0));
end repro1;

architecture archi of repro1 is
    signal tmp: std_logic_vector(3 downto 0);
begin
    process (C, CLR)
    begin
        if (CLR='1') then
            tmp <= "0000";
        elsif (C'event and C='1') then
            tmp <= std_logic_vector'(1 + signed(tmp));
        end if;
    end process;

    Q <= tmp;

end archi;