blob: 646d39fa4da7d5e6ad62ce0b61570f17bb5fcaeb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
library ieee;
use ieee.std_logic_1164.all;
entity a2 is
port (
sig : in std_logic;
ack : in std_logic;
fe : out std_logic
);
end entity;
architecture behaviour of a2 is
signal fe_h : std_logic;
begin
fe_h <= '0' when ack = '1' else
'1' when sig = '1';
fe <= fe_h;
end architecture;
|
