testsuite/synth/synth38/modulo_test.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13

entity modulo_test is
  port (
    a : in integer;
    b : out integer;
    c : out integer
  );
end modulo_test;

architecture rtl of modulo_test is
begin
  b <= a mod 8;
  c <= a rem 8;
end rtl;