blob: fde63bb362322adc8ffa0e77dfc41cbdc75d7be0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1026.vhd,v 1.2 2001-10-26 16:29:38 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c06s04b00x00p01n01i01026ent IS
END c06s04b00x00p01n01i01026ent;
ARCHITECTURE c06s04b00x00p01n01i01026arch OF c06s04b00x00p01n01i01026ent IS
BEGIN
TESTING: PROCESS
variable E : bit_vector (0 to 47);
variable F : bit_vector (47 downto 0);
alias FF : bit_vector (47 downto 0) is F;
variable G : bit_vector (3 downto 0);
variable H : bit_vector (0 to 3);
BEGIN
F := x"555555555555";
E := x"555555555555";
G := b"1111";
G(1) := '0';
H := b"1111";
H(1) := '0';
assert NOT( ( F(47) = '0') and
( F(42) = '1') and
( F(37) = '0') and
( F(32) = '1') and
( F(27) = '0') and
( F(22) = '1') and
( F(17) = '0') and
( F(12) = '1') and
( F(7) = '0') and
( F(2) = '1') and
( FF(47) = '0') and
( FF(42) = '1') and
( FF(37) = '0') and
( FF(32) = '1') and
( FF(27) = '0') and
( FF(22) = '1') and
( FF(17) = '0') and
( FF(12) = '1') and
( FF(7) = '0') and
( FF(2) = '1') and
( E(47) = '1') and
( E(42) = '0') and
( E(37) = '1') and
( E(32) = '0') and
( E(27) = '1') and
( E(22) = '0') and
( E(17) = '1') and
( E(12) = '0') and
( E(7) = '1') and
( E(2) = '0') and
( E = F) and
( G = b"1101") and
( H = b"1011") )
report "***PASSED TEST: c06s04b00x00p01n01i01026"
severity NOTE;
assert ( ( F(47) = '0') and
( F(42) = '1') and
( F(37) = '0') and
( F(32) = '1') and
( F(27) = '0') and
( F(22) = '1') and
( F(17) = '0') and
( F(12) = '1') and
( F(7) = '0') and
( F(2) = '1') and
( FF(47) = '0') and
( FF(42) = '1') and
( FF(37) = '0') and
( FF(32) = '1') and
( FF(27) = '0') and
( FF(22) = '1') and
( FF(17) = '0') and
( FF(12) = '1') and
( FF(7) = '0') and
( FF(2) = '1') and
( E(47) = '1') and
( E(42) = '0') and
( E(37) = '1') and
( E(32) = '0') and
( E(27) = '1') and
( E(22) = '0') and
( E(17) = '1') and
( E(12) = '0') and
( E(7) = '1') and
( E(2) = '0') and
( E = F) and
( G = b"1101") and
( H = b"1011") )
report "***FAILED TEST: c06s04b00x00p01n01i01026 - Indexed reference test failed."
severity ERROR;
wait;
END PROCESS TESTING;
END c06s04b00x00p01n01i01026arch;
|
