aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/vests/vhdl-93/billowitch/disputed/tc1749.vhd
blob: 43082e3e6bc2153cce9d7c713c241ab3f616900a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1749.vhd,v 1.2 2001-10-26 16:30:04 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c09s05b00x00p16n01i01749ent IS
END c09s05b00x00p16n01i01749ent;

ARCHITECTURE c09s05b00x00p16n01i01749arch OF c09s05b00x00p16n01i01749ent IS
  signal a      : bit;
  signal b      : bit;
  signal grd    : boolean;
BEGIN
  grd   <=   not grd after 75 ns;

  block_label : BLOCK (grd)
  begin
    b <= guarded '1' after 1 ns;
  end block block_label;

  BG: block (grd)
  begin
    TESTING: PROCESS
    BEGIN
      if GUARD then
        a <= '1' after 1 ns;
      end if;
      wait on GUARD, a;
    END PROCESS TESTING;
  end block BG;

  process(a,b)
  begin
    if (now > 1 ns) then
      assert NOT( a=b )
        report "***PASSED TEST: c09s05b00x00p16n01i01749"
        severity NOTE;
      assert ( a=b )
        report "***FAILED TEST: c09s05b00x00p16n01i01749 - Concurrent signal assignment test failed."
        severity ERROR;
    end if;
  end process;

END c09s05b00x00p16n01i01749arch;