1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc121.vhd,v 1.2 2001-10-26 16:30:07 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c04s03b02x00p29n15i00121ent_a IS
port ( cpt1 : in BIT;
cpt2 : inout BIT;
cpt3 : out BIT;
cpt4 : buffer BIT;
cpt5 : linkage BIT);
END c04s03b02x00p29n15i00121ent_a;
ARCHITECTURE c04s03b02x00p29n15i00121arch_a OF c04s03b02x00p29n15i00121ent_a IS
BEGIN
END c04s03b02x00p29n15i00121arch_a;
ENTITY c04s03b02x00p29n15i00121ent IS
port ( lpt1 : linkage BIT;
lpt2 : linkage BIT;
lpt3 : linkage BIT;
lpt4 : linkage BIT;
lpt5 : linkage BIT;
lpt6 : linkage BIT) ;
END c04s03b02x00p29n15i00121ent;
ARCHITECTURE c04s03b02x00p29n15i00121arch OF c04s03b02x00p29n15i00121ent IS
component com1
port ( cpt1 : in BIT;
cpt2 : inout BIT;
cpt3 : out BIT;
cpt4 : buffer BIT;
cpt5 : linkage BIT);
end component;
for CIS : com1 use entity work.ch040302_p03401_03_01_ent_a(ch040302_p03401_03_01_arch_a);
BEGIN
CIS : com1 port map (cpt1 => lpt2, -- in formal -- Failure_here
-- ERROR: Interface elements of mode linkage may not be read except
-- by association with formal linkage ports of subcomponents.
cpt2 => lpt3, -- inout formal -- Failure_here
-- ERROR: Interface elements of mode linkage may not be read except
-- by association with formal linkage ports of subcomponents.
cpt3 => lpt4, -- out formal -- Failure_here
-- ERROR: Interface elements of mode linkage may not be read except
-- by association with formal linkage ports of subcomponents.
cpt4 => lpt5, -- buffer formal -- Failure_here
-- ERROR: Interface elements of mode linkage may not be read except
-- by association with formal linkage ports of subcomponents.
cpt5 => lpt6);
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c04s03b02x00p29n15i00121 - Reading and updating are not permitted on this mode."
severity ERROR;
wait;
END PROCESS TESTING;
END c04s03b02x00p29n15i00121arch;
|
