testsuite/vests/vhdl-ams/ashenden/compliant/subprograms/index-ams.txt


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

---------------------------------------------------------------------------------------------------------------------------------------------
--                                                             Chapter 9 - Subprograms
---------------------------------------------------------------------------------------------------------------------------------------------
-- Filename                                     Primary Unit                            Secondary Unit                  Figure/Section
-----------                                     ------------                            --------------                  --------------
average_samples.vhd                             entity average_samples                  test                            Figure 9-1
control_processor.vhd                           entity control_processor                rtl                             Figure 9-2
instruction_interpreter.vhd                     entity instruction_interpreter          test                            Figure 9-3
control_sequencer.vhd                           entity control_sequencer                test                            Figure 9-4
instruction_interpreter-1.vhd                   entity instruction_interpreter          test                            Figure 9-5
do_arith_op.vhd                                 entity do_arith_op                      test                            Figure 9-6
addu.vhd                                        entity addu                             test                            Figure 9-7
negate.vhd                                      entity negate                           test                            Figure 9-8
receiver.vhd                                    entity receiver                         behavioral                      Figure 9-9
signal_generator.vhd                            entity signal_generator                 top_level                       Figure 9-10
increment.vhd                                   entity increment                        test                            Figure 9-11
find_first_set.vhd                              entity find_first_set                   test                            Figure 9-12
bv_lt.vhd                                       entity bv_lt                            test                            Figure 9-13
check_setup.vhd                                 entity check_setup                      test                            Figure 9-14
generate_clock.vhd                              entity generate_clock                   test                            Figure 9-15
limited.vhd                                     entity limited                          test                            Figure 9-16
bv_to_natural.vhd                               entity bv_to_natural                    test                            Figure 9-17
network_driver.vhd                              entity network_driver                   test                            Figure 9-18
hold_time_checker.vhd                           entity hold_time_checker                test                            Figure 9-19
v_source.vhd                                    entity v_source                         source_sine                     Figure 9-20
freq_detect.vhd                                 entity freq_detect                      threshold_crossing              Figure 9-21
mixer.vhd                                       entity mixer                            weighted                        Figure 9-22
mixer_wa.vhd                                    entity mixer_wa                         weighted                        --
motor_system.vhd                                entity motor_control_system             state_space                     Figure 9-24
motor_system_wa.vhd                             entity motor_control_system_wa          simple                          --
reg_ctrl.vhd                                    entity reg_ctrl                         bool_eqn                        Figure 9-25
ent.vhd                                         --                                      arch                            Figure 9-26
cache.vhd                                       entity cache                            behavioral                      Figure 9-27
p1.vhd                                          --                                      --                              Figure 9-28
inline_01.vhd                                   entity inline_01                        test                            Section 9.2
inline_02.vhd                                   entity inline_02                        test                            Section 9.3
inline_03.vhd                                   entity inline_03                        test                            Section 9.4
inline_04a.vhd                                  entity inline_04a                       test                            Section 9.4
inline_05a.vhd                                  entity inline_05a                       test                            Section 9.4
inline_06a.vhd                                  entity inline_06a                       --                              Section 9.4
inline_07.vhd                                   entity inline_07                        test                            Section 9.6
inline_08.vhd                                   entity inline_08                        test                            Section 9.6
---------------------------------------------------------------------------------------------------------------------------------------------
--                                                                    TestBenches
---------------------------------------------------------------------------------------------------------------------------------------------
-- Filename                                     Primary Unit                            Secondary Unit                  Tested Model
------------                                    ------------                            --------------                  ------------
tb_v_source.vhd                                 entity tb_v_source                      TB_v_source                     v_source.vhd
tb_freq_detect.vhd                              entity tb_freq_detect                   TB_freq_detect                  freq_detect.vhd
tb_mixer.vhd                                    entity tb_mixer                         TB_mixer                        mixer_wa.vhd
tb_motor_system.vhd                             entity tb_motor_system                  TB_motor_system                 motor_system_wa.vhd
tb_reg_ctrl.vhd                                 entity tb_reg_ctrl                      test                            reg_ctrl.vhd