diff options
author | Clifford Wolf <clifford@clifford.at> | 2017-11-21 18:19:47 +0100 |
---|---|---|
committer | GitHub <noreply@github.com> | 2017-11-21 18:19:47 +0100 |
commit | 6e9a2da5c46edf00f1dc87c86053b5edbc17d5d7 (patch) | |
tree | b94fdbf6f316b9758e8afd848d8c900343469f07 /docs/index.html | |
parent | 9a2a325acb846936431c4aa5843184034be25d5c (diff) | |
parent | 9184fbdf404c0e94326919c92a27d3292994cdf1 (diff) | |
download | icestorm-6e9a2da5c46edf00f1dc87c86053b5edbc17d5d7.tar.gz icestorm-6e9a2da5c46edf00f1dc87c86053b5edbc17d5d7.tar.bz2 icestorm-6e9a2da5c46edf00f1dc87c86053b5edbc17d5d7.zip |
Merge pull request #109 from daveshah1/up5k
Support for new UltraPlus features
Diffstat (limited to 'docs/index.html')
-rw-r--r-- | docs/index.html | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/docs/index.html b/docs/index.html index a18dfe2..6b3ff5e 100644 --- a/docs/index.html +++ b/docs/index.html @@ -101,6 +101,11 @@ Here is a list of currently supported parts and the corresponding options for ar </table> <p> + Experimental support is also included for one iCE40 UltraPlus device, the iCE40-UP5K-SG48, including support for some of + the new UltraPlus features such as DSPs, SPRAM and internal oscillators. +</p> + +<p> Current work focuses on further improving our timing analysis flow. </p> @@ -309,6 +314,8 @@ The FPGA fabric is divided into tiles. There are IO, RAM and LOGIC tiles. <li><a href="format.html">The Bitstream File Format</a></li> <li><a href="bitdocs-1k/">The iCE40 HX1K Bit Docs</a></li> <li><a href="bitdocs-8k/">The iCE40 HX8K Bit Docs</a></li> +<li><a href="ultraplus.html">Notes on UltraPlus features</a></li> + </ul> <p> |