aboutsummaryrefslogtreecommitdiffstats
path: root/docs
diff options
context:
space:
mode:
authormyrtle <gatecat@ds0.me>2023-02-01 14:34:12 +0000
committerGitHub <noreply@github.com>2023-02-01 14:34:12 +0000
commit8649e3e0bd0e09429898d2569ef65cc9fd3eafd7 (patch)
treed6e863e01462b6a8f504e3ba92512f3e4981499f /docs
parent45f5e5f3889afb07907bab439cf071478ee5a2a5 (diff)
parentbb519401cd4facc45cfc491a583b8d4eb823f00b (diff)
downloadicestorm-8649e3e0bd0e09429898d2569ef65cc9fd3eafd7.tar.gz
icestorm-8649e3e0bd0e09429898d2569ef65cc9fd3eafd7.tar.bz2
icestorm-8649e3e0bd0e09429898d2569ef65cc9fd3eafd7.zip
Merge pull request #306 from smunaut/icegate
icebox: Add PLL ICEGATE function
Diffstat (limited to 'docs')
-rw-r--r--docs/io_tile.html11
1 files changed, 11 insertions, 0 deletions
diff --git a/docs/io_tile.html b/docs/io_tile.html
index 82cf65b..2b074ca 100644
--- a/docs/io_tile.html
+++ b/docs/io_tile.html
@@ -428,6 +428,9 @@ follows (bits listed from LSB to MSB):
<tr><td>0 3</td><td><span style="font-family:monospace">PLLCONFIG_8</span></td><td rowspan="1"><span style="font-family:monospace">TEST_MODE</span></td></tr>
+<tr><td>0 5</td><td><span style="font-family:monospace">PLLCONFIG_2</span></td><td rowspan="1">Enable ICEGATE for <span style="font-family:monospace">PLLOUTGLOBALA</span></td></tr>
+<tr><td>0 5</td><td><span style="font-family:monospace">PLLCONFIG_4</span></td><td rowspan="1">Enable ICEGATE for <span style="font-family:monospace">PLLOUTGLOBALB</span></td></tr>
+
</table></td><td>
<table class="ctab">
@@ -502,4 +505,12 @@ PIOs can only be used as output Pins by the FPGA fabric when the PLL ports
are being used.
</p>
+<p>
+The input path that are stolen are also used to implement the ICEGATE function.
+If the input pin type of the input path being stolen is set to
+<span style="font-family:monospace">PIN_INPUT_LATCH</span>, then the ICEGATE
+function is enabled for the corresponding <span style="font-family:monospace">CORE</span>
+output of the PLL.
+</p>
+
</body></html>