blob: 49df6c6d7d11b05fd20595d5ad7a5e9138308df2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/* Machine-generated using Migen */
module top(
input clk16,
input usb_d_p,
input usb_d_n,
output usb_pullup,
output user_led
);
wire sys_clk;
reg sys_rst = 1'd0;
wire clk16_1;
wire clk16b;
reg [23:0] count = 24'd0;
// Adding a dummy event (using a dummy signal 'dummy_s') to get the simulator
// to run the combinatorial process once at the beginning.
// synthesis translate_off
reg dummy_s;
initial dummy_s <= 1'd0;
// synthesis translate_on
assign clk16_1 = clk16;
assign usb_pullup = 1'd0;
assign user_led = count[22];
always @(posedge sys_clk) begin
count <= (count + 1'd1);
if (sys_rst) begin
count <= 24'd0;
end
end
SB_PLL40_CORE #(
.DIVF(6'd63),
.DIVQ(3'd6),
.DIVR(1'd0),
.FILTER_RANGE(3'd1)
) SB_PLL40_CORE (
.REFERENCECLK(clk16_1),
.RESETB(1'd1),
.PLLOUTCORE(clk16b)
);
SB_GB SB_GB(
.USER_SIGNAL_TO_GLOBAL_BUFFER(clk16b),
.GLOBAL_BUFFER_OUTPUT(sys_clk)
);
endmodule
|
