aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-07-24 11:16:33 +0200
committerDavid Shah <davey1576@gmail.com>2018-07-24 11:16:33 +0200
commita09f95bb06025afecd5753c969443928f1f0894a (patch)
tree4d02151d51ec720236643bf6a9b84ac617f568cd
parent139f7e0903b6c299b7c85bebfd7674933e952a50 (diff)
downloadnextpnr-a09f95bb06025afecd5753c969443928f1f0894a.tar.gz
nextpnr-a09f95bb06025afecd5753c969443928f1f0894a.tar.bz2
nextpnr-a09f95bb06025afecd5753c969443928f1f0894a.zip
ice40: Fix SPRAM and other primitives in corners other than (0, 0)
Signed-off-by: David Shah <davey1576@gmail.com>
-rw-r--r--ice40/chipdb.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/ice40/chipdb.py b/ice40/chipdb.py
index 0e8e3ba7..4dcddbed 100644
--- a/ice40/chipdb.py
+++ b/ice40/chipdb.py
@@ -662,7 +662,7 @@ for tile_xy, tile_type in sorted(tiles.items()):
add_bel_ec(ec)
for ec in sorted(extra_cells.keys()):
- if ec[1] == 0 and ec[2] == 0:
+ if ec[1] in (0, dev_width - 1) and ec[2] in (0, dev_height - 1):
add_bel_ec(ec)
class BinaryBlobAssembler: