aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2020-01-07 11:55:55 +0000
committerDavid Shah <dave@ds0.me>2020-11-30 08:45:27 +0000
commitae1a486520c8a4289e067644f3bb71f8980147b7 (patch)
tree050ab6161c14944da220e3fe53c2680e1c05bda7
parent35de36dd59e18cd0c9204b08bc68fc8bed214332 (diff)
downloadnextpnr-ae1a486520c8a4289e067644f3bb71f8980147b7.tar.gz
nextpnr-ae1a486520c8a4289e067644f3bb71f8980147b7.tar.bz2
nextpnr-ae1a486520c8a4289e067644f3bb71f8980147b7.zip
Add Arch constructor
Signed-off-by: David Shah <dave@ds0.me>
-rw-r--r--nexus/arch.cc109
-rw-r--r--nexus/arch.h13
2 files changed, 120 insertions, 2 deletions
diff --git a/nexus/arch.cc b/nexus/arch.cc
new file mode 100644
index 00000000..bd1728dc
--- /dev/null
+++ b/nexus/arch.cc
@@ -0,0 +1,109 @@
+/*
+ * nextpnr -- Next Generation Place and Route
+ *
+ * Copyright (C) 2020 David Shah <dave@ds0.me>
+ *
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ *
+ */
+
+#include <boost/algorithm/string.hpp>
+
+#include "log.h"
+#include "nextpnr.h"
+#include "placer1.h"
+#include "placer_heap.h"
+#include "router1.h"
+#include "timing.h"
+#include "util.h"
+
+NEXTPNR_NAMESPACE_BEGIN
+
+// -----------------------------------------------------------------------
+
+void IdString::initialize_arch(const BaseCtx *ctx)
+{
+#define X(t) initialize_add(ctx, #t, ID_##t);
+
+#include "constids.inc"
+
+#undef X
+}
+
+// -----------------------------------------------------------------------
+
+static const DatabasePOD *get_chipdb(const RelPtr<DatabasePOD> *ptr) { return ptr->get(); }
+
+// -----------------------------------------------------------------------
+
+Arch::Arch(ArchArgs args) : args(args)
+{
+ // Parse device string
+ if (boost::starts_with(args.device, "LIFCL")) {
+ family = "LIFCL";
+ } else {
+ log_error("Unknown device string '%s' (expected device name like 'LIFCL-40-8SG72C')\n", args.device.c_str());
+ }
+ auto last_sep = args.device.rfind('-');
+ if (last_sep == std::string::npos)
+ log_error("Unknown device string '%s' (expected device name like 'LIFCL-40-8SG72C')\n", args.device.c_str());
+ device = args.device.substr(0, last_sep);
+ speed = args.device.substr(last_sep + 1, 1);
+ auto package_end = args.device.find_last_of("0123456789");
+ if (package_end == std::string::npos || package_end < last_sep)
+ log_error("Unknown device string '%s' (expected device name like 'LIFCL-40-8SG72C')\n", args.device.c_str());
+ package = args.device.substr(last_sep + 2, (package_end - (last_sep + 2)) + 1);
+ rating = args.device.substr(package_end + 1);
+ // Load database (FIXME: baked-in databases too)
+ try {
+ blob_file.open(args.chipdb);
+ if (!blob_file.is_open())
+ log_error("Unable to read chipdb %s\n", args.chipdb.c_str());
+ const char *blob = reinterpret_cast<const char *>(blob_file.data());
+ db = get_chipdb(reinterpret_cast<const RelPtr<DatabasePOD> *>(blob));
+ } catch (...) {
+ log_error("Unable to read chipdb %s\n", args.chipdb.c_str());
+ }
+ // Check database version and family
+ if (db->version != bba_version) {
+ log_error("Provided database version %d is %s than nextpnr version %d, please rebuild database/nextpnr.\n",
+ db->version, (db->version > bba_version) ? "newer" : "older", bba_version);
+ }
+ if (db->family.get() != family) {
+ log_error("Database is for family '%s' but provided device is family '%s'.\n", db->family.get(),
+ family.c_str());
+ }
+ // Set up chip_info
+ chip_info = nullptr;
+ for (size_t i = 0; i < db->num_chips; i++) {
+ auto &chip = db->chips[i];
+ if (chip.device_name.get() == device) {
+ chip_info = &chip;
+ break;
+ }
+ }
+ if (!chip_info)
+ log_error("Unknown device '%s'.\n", device.c_str());
+ // Set up bba IdStrings
+ for (size_t i = 0; i < db->ids->num_bba_ids; i++) {
+ IdString::initialize_add(this, db->ids->bba_id_strs[i].get(), uint32_t(i) + db->ids->num_file_ids);
+ }
+ // Set up validity structures
+ tileStatus.resize(chip_info->num_tiles);
+ for (size_t i = 0; i < chip_info->num_tiles; i++) {
+ tileStatus[i].boundcells.resize(db->loctypes[chip_info->grid[i].loc_type].num_bels);
+ }
+}
+
+NEXTPNR_NAMESPACE_END \ No newline at end of file
diff --git a/nexus/arch.h b/nexus/arch.h
index 349935cd..2c8bad7e 100644
--- a/nexus/arch.h
+++ b/nexus/arch.h
@@ -180,6 +180,7 @@ NPNR_PACKED_STRUCT(struct DatabasePOD {
RelPtr<char> family;
RelPtr<ChipInfoPOD> chips;
RelPtr<LocTypePOD> loctypes;
+ RelPtr<IdStringDBPOD> ids;
});
// -----------------------------------------------------------------------
@@ -562,12 +563,12 @@ struct ArchArgs
{
std::string chipdb;
std::string device;
- std::string package;
};
struct Arch : BaseCtx
{
ArchArgs args;
+ std::string family, device, package, speed, rating;
Arch(ArchArgs args);
// -------------------------------------------------
@@ -758,6 +759,14 @@ struct Arch : BaseCtx
return w2n == wire_to_net.end() ? nullptr : w2n->second;
}
+ NetInfo *getConflictingWireNet(WireId wire) const
+ {
+ NPNR_ASSERT(wire != WireId());
+ auto w2n = wire_to_net.find(wire);
+ return w2n == wire_to_net.end() ? nullptr : w2n->second;
+ }
+
+
WireId getConflictingWireWire(WireId wire) const { return wire; }
DelayInfo getWireDelay(WireId wire) const
@@ -1047,7 +1056,7 @@ struct Arch : BaseCtx
{
return chip_rel_tile(chip_info, base, rel_x, rel_y, next);
}
- inline const WireId canonical_wire(int32_t tile, uint16_t index) const
+ inline WireId canonical_wire(int32_t tile, uint16_t index) const
{
return chip_canonical_wire(db, chip_info, tile, index);
}