aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5/globals.cc
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-12-16 17:05:01 +0000
committerGitHub <noreply@github.com>2018-12-16 17:05:01 +0000
commit0a494fa66cb6e1ca1773e40fb887efeab0574ac8 (patch)
tree0a493caf433ae29f0557f507b37501a62fc9fa1d /ecp5/globals.cc
parent15f4702cfdb71b88bd51fac01cef17165175c42b (diff)
parentd75075e15c9140c768cc5b5693a284ff35a648be (diff)
downloadnextpnr-0a494fa66cb6e1ca1773e40fb887efeab0574ac8.tar.gz
nextpnr-0a494fa66cb6e1ca1773e40fb887efeab0574ac8.tar.bz2
nextpnr-0a494fa66cb6e1ca1773e40fb887efeab0574ac8.zip
Merge pull request #181 from YosysHQ/ecp5_iologic
ecp5: Adding DDR input/output support
Diffstat (limited to 'ecp5/globals.cc')
-rw-r--r--ecp5/globals.cc2
1 files changed, 2 insertions, 0 deletions
diff --git a/ecp5/globals.cc b/ecp5/globals.cc
index ddaae5e5..49947b20 100644
--- a/ecp5/globals.cc
+++ b/ecp5/globals.cc
@@ -58,6 +58,8 @@ class Ecp5GlobalRouter
if (user.cell->type == id_DCUA && (user.port == id_CH0_FF_RXI_CLK || user.port == id_CH1_FF_RXI_CLK ||
user.port == id_CH0_FF_TXI_CLK || user.port == id_CH1_FF_TXI_CLK))
return true;
+ if ((user.cell->type == id_IOLOGIC || user.cell->type == id_SIOLOGIC) && user.port == id_CLK)
+ return true;
return false;
}