aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5/synth/blinky.v
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-07-10 12:31:58 +0200
committerDavid Shah <davey1576@gmail.com>2018-07-11 10:42:09 +0200
commit1830c9372e9bb959cb886c8271d64778550a7ebb (patch)
treee89bf0f9e0e6341f27f70f88dc3d2b59a9400551 /ecp5/synth/blinky.v
parent98cdb6082d1f916bd47676c3e7f1feab6b585216 (diff)
downloadnextpnr-1830c9372e9bb959cb886c8271d64778550a7ebb.tar.gz
nextpnr-1830c9372e9bb959cb886c8271d64778550a7ebb.tar.bz2
nextpnr-1830c9372e9bb959cb886c8271d64778550a7ebb.zip
ecp5: *** Blinky working ***
Signed-off-by: David Shah <davey1576@gmail.com>
Diffstat (limited to 'ecp5/synth/blinky.v')
-rw-r--r--ecp5/synth/blinky.v22
1 files changed, 20 insertions, 2 deletions
diff --git a/ecp5/synth/blinky.v b/ecp5/synth/blinky.v
index aba58801..bda627cc 100644
--- a/ecp5/synth/blinky.v
+++ b/ecp5/synth/blinky.v
@@ -1,10 +1,25 @@
-module top(input clk_pin, output [3:0] led_pin);
+module top(input clk_pin, output [3:0] led_pin, output gpio0_pin);
wire clk;
wire [3:0] led;
+ wire gpio0;
+
+ (* BEL="X0/Y35/PIOA" *) (* IO_TYPE="LVCMOS33" *)
TRELLIS_IO #(.DIR("INPUT")) clk_buf (.B(clk_pin), .O(clk));
- TRELLIS_IO #(.DIR("OUTPUT")) led_buf [3:0] (.B(led_pin), .I(led));
+
+ (* BEL="X0/Y23/PIOC" *) (* IO_TYPE="LVCMOS33" *)
+ TRELLIS_IO #(.DIR("OUTPUT")) led_buf_0 (.B(led_pin[0]), .I(led[0]));
+ (* BEL="X0/Y23/PIOD" *) (* IO_TYPE="LVCMOS33" *)
+ TRELLIS_IO #(.DIR("OUTPUT")) led_buf_1 (.B(led_pin[1]), .I(led[1]));
+ (* BEL="X0/Y26/PIOA" *) (* IO_TYPE="LVCMOS33" *)
+ TRELLIS_IO #(.DIR("OUTPUT")) led_buf_2 (.B(led_pin[2]), .I(led[2]));
+ (* BEL="X0/Y26/PIOC" *) (* IO_TYPE="LVCMOS33" *)
+ TRELLIS_IO #(.DIR("OUTPUT")) led_buf_3 (.B(led_pin[3]), .I(led[3]));
+
+
+ (* BEL="X0/Y62/PIOD" *) (* IO_TYPE="LVCMOS33" *)
+ TRELLIS_IO #(.DIR("OUTPUT")) gpio0_buf (.B(gpio0_pin), .I(gpio0));
reg [25:0] ctr = 0;
@@ -13,4 +28,7 @@ module top(input clk_pin, output [3:0] led_pin);
assign led = ctr[25:22];
+ // Tie GPIO0, keep board from rebooting
+ TRELLIS_SLICE #(.MODE("LOGIC"), .LUT0_INITVAL(16'hFFFF)) vcc (.F0(gpio0));
+
endmodule