aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/chipdb.h
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-03-23 16:34:10 +0000
committerGitHub <noreply@github.com>2021-03-23 16:34:10 +0000
commitb7bf2c706fcb24242b93b1993c8073d82d4028bb (patch)
treec21a1e86a3ab3dcfb8c10f50912eb9a3c522ea7b /fpga_interchange/chipdb.h
parent4d8dcab1d3fba1799de7eb51be2dd7bd5dd2e53f (diff)
parent79400756f5d9d9c751aea93d1071d95073751075 (diff)
downloadnextpnr-b7bf2c706fcb24242b93b1993c8073d82d4028bb.tar.gz
nextpnr-b7bf2c706fcb24242b93b1993c8073d82d4028bb.tar.bz2
nextpnr-b7bf2c706fcb24242b93b1993c8073d82d4028bb.zip
Merge pull request #642 from YosysHQ/gatecat/missing-cell-pin
interchange: Add nice error for missing cell pins
Diffstat (limited to 'fpga_interchange/chipdb.h')
0 files changed, 0 insertions, 0 deletions